1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
|
/************************************************************************************
* arch/arm/src/a1x/chip/a1x_uart.h
*
* Copyright (C) 2013 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org>
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in
* the documentation and/or other materials provided with the
* distribution.
* 3. Neither the name NuttX nor the names of its contributors may be
* used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
************************************************************************************/
#ifndef __ARCH_ARM_SRC_A1X_CHIP_A1X_UART_H
#define __ARCH_ARM_SRC_A1X_CHIP_A1X_UART_H
/************************************************************************************
* Included Files
************************************************************************************/
#include <nuttx/config.h>
#include "chip/a1x_memorymap.h"
/************************************************************************************
* Pre-processor Definitions
************************************************************************************/
/* Register offsets *****************************************************************/
#define A1X_UART_RBR_OFFSET 0x0000 /* UART Receive Buffer Register */
#define A1X_UART_THR_OFFSET 0x0000 /* UART Transmit Holding Register */
#define A1X_UART_DLL_OFFSET 0x0000 /* UART Divisor Latch Low Register */
#define A1X_UART_DLH_OFFSET 0x0004 /* UART Divisor Latch High Register */
#define A1X_UART_IER_OFFSET 0x0004 /* UART Interrupt Enable Register */
#define A1X_UART_IIR_OFFSET 0x0008 /* UART Interrupt Identity Register */
#define A1X_UART_FCR_OFFSET 0x0008 /* UART FIFO Control Register */
#define A1X_UART_LCR_OFFSET 0x000c /* UART Line Control Register */
#define A1X_UART_MCR_OFFSET 0x0010 /* UART Modem Control Register */
#define A1X_UART_LSR_OFFSET 0x0014 /* UART Line Status Register */
#define A1X_UART_MSR_OFFSET 0x0018 /* UART Modem Status Register */
#define A1X_UART_SCH_OFFSET 0x001c /* UART Scratch Register */
#define A1X_UART_USR_OFFSET 0x007c /* UART Status Register */
#define A1X_UART_TFL_OFFSET 0x0080 /* UART Transmit FIFO Level */
#define A1X_UART_RFL_OFFSET 0x0084 /* UART Receive FIFO Level */
#define A1X_UART_HALT_OFFSET 0x00a4 /* UART Halt TX Register */
/* Register virtual addresses *******************************************************/
#define A1X_UART_RBR(n) (A1X_UART_VADDR(n)+A1X_UART_RBR_OFFSET)
#define A1X_UART_THR(n) (A1X_UART_VADDR(n)+A1X_UART_THR_OFFSET)
#define A1X_UART_DLL(n) (A1X_UART_VADDR(n)+A1X_UART_DLL_OFFSET)
#define A1X_UART_DLH(n) (A1X_UART_VADDR(n)+A1X_UART_DLH_OFFSET)
#define A1X_UART_IER(n) (A1X_UART_VADDR(n)+A1X_UART_IER_OFFSET)
#define A1X_UART_IIR(n) (A1X_UART_VADDR(n)+A1X_UART_IIR_OFFSET)
#define A1X_UART_FCR(n) (A1X_UART_VADDR(n)+A1X_UART_FCR_OFFSET)
#define A1X_UART_LCR(n) (A1X_UART_VADDR(n)+A1X_UART_LCR_OFFSET)
#define A1X_UART_MCR(n) (A1X_UART_VADDR(n)+A1X_UART_MCR_OFFSET)
#define A1X_UART_LSR(n) (A1X_UART_VADDR(n)+A1X_UART_LSR_OFFSET)
#define A1X_UART_MSR(n) (A1X_UART_VADDR(n)+A1X_UART_MSR_OFFSET)
#define A1X_UART_SCH(n) (A1X_UART_VADDR(n)+A1X_UART_SCH_OFFSET)
#define A1X_UART_USR(n) (A1X_UART_VADDR(n)+A1X_UART_USR_OFFSET)
#define A1X_UART_TFL(n) (A1X_UART_VADDR(n)+A1X_UART_TFL_OFFSET)
#define A1X_UART_RFL(n) (A1X_UART_VADDR(n)+A1X_UART_RFL_OFFSET)
#define A1X_UART_HALT(n) (A1X_UART_VADDR(n)+A1X_UART_HALT_OFFSET)
#define A1X_UART0_RBR (A1X_UART0_VADDR+A1X_UART_RBR_OFFSET)
#define A1X_UART0_THR (A1X_UART0_VADDR+A1X_UART_THR_OFFSET)
#define A1X_UART0_DLL (A1X_UART0_VADDR+A1X_UART_DLL_OFFSET)
#define A1X_UART0_DLH (A1X_UART0_VADDR+A1X_UART_DLH_OFFSET)
#define A1X_UART0_IER (A1X_UART0_VADDR+A1X_UART_IER_OFFSET)
#define A1X_UART0_IIR (A1X_UART0_VADDR+A1X_UART_IIR_OFFSET)
#define A1X_UART0_FCR (A1X_UART0_VADDR+A1X_UART_FCR_OFFSET)
#define A1X_UART0_LCR (A1X_UART0_VADDR+A1X_UART_LCR_OFFSET)
#define A1X_UART0_MCR (A1X_UART0_VADDR+A1X_UART_MCR_OFFSET)
#define A1X_UART0_LSR (A1X_UART0_VADDR+A1X_UART_LSR_OFFSET)
#define A1X_UART0_MSR (A1X_UART0_VADDR+A1X_UART_MSR_OFFSET)
#define A1X_UART0_SCH (A1X_UART0_VADDR+A1X_UART_SCH_OFFSET)
#define A1X_UART0_USR (A1X_UART0_VADDR+A1X_UART_USR_OFFSET)
#define A1X_UART0_TFL (A1X_UART0_VADDR+A1X_UART_TFL_OFFSET)
#define A1X_UART0_RFL (A1X_UART0_VADDR+A1X_UART_RFL_OFFSET)
#define A1X_UART0_HALT (A1X_UART0_VADDR+A1X_UART_HALT_OFFSET)
#define A1X_UART1_RBR (A1X_UART1_VADDR+A1X_UART_RBR_OFFSET)
#define A1X_UART1_THR (A1X_UART1_VADDR+A1X_UART_THR_OFFSET)
#define A1X_UART1_DLL (A1X_UART1_VADDR+A1X_UART_DLL_OFFSET)
#define A1X_UART1_DLH (A1X_UART1_VADDR+A1X_UART_DLH_OFFSET)
#define A1X_UART1_IER (A1X_UART1_VADDR+A1X_UART_IER_OFFSET)
#define A1X_UART1_IIR (A1X_UART1_VADDR+A1X_UART_IIR_OFFSET)
#define A1X_UART1_FCR (A1X_UART1_VADDR+A1X_UART_FCR_OFFSET)
#define A1X_UART1_LCR (A1X_UART1_VADDR+A1X_UART_LCR_OFFSET)
#define A1X_UART1_MCR (A1X_UART1_VADDR+A1X_UART_MCR_OFFSET)
#define A1X_UART1_LSR (A1X_UART1_VADDR+A1X_UART_LSR_OFFSET)
#define A1X_UART1_MSR (A1X_UART1_VADDR+A1X_UART_MSR_OFFSET)
#define A1X_UART1_SCH (A1X_UART1_VADDR+A1X_UART_SCH_OFFSET)
#define A1X_UART1_USR (A1X_UART1_VADDR+A1X_UART_USR_OFFSET)
#define A1X_UART1_TFL (A1X_UART1_VADDR+A1X_UART_TFL_OFFSET)
#define A1X_UART1_RFL (A1X_UART1_VADDR+A1X_UART_RFL_OFFSET)
#define A1X_UART1_HALT (A1X_UART1_VADDR+A1X_UART_HALT_OFFSET)
#define A1X_UART2_RBR (A1X_UART2_VADDR+A1X_UART_RBR_OFFSET)
#define A1X_UART2_THR (A1X_UART2_VADDR+A1X_UART_THR_OFFSET)
#define A1X_UART2_DLL (A1X_UART2_VADDR+A1X_UART_DLL_OFFSET)
#define A1X_UART2_DLH (A1X_UART2_VADDR+A1X_UART_DLH_OFFSET)
#define A1X_UART2_IER (A1X_UART2_VADDR+A1X_UART_IER_OFFSET)
#define A1X_UART2_IIR (A1X_UART2_VADDR+A1X_UART_IIR_OFFSET)
#define A1X_UART2_FCR (A1X_UART2_VADDR+A1X_UART_FCR_OFFSET)
#define A1X_UART2_LCR (A1X_UART2_VADDR+A1X_UART_LCR_OFFSET)
#define A1X_UART2_MCR (A1X_UART2_VADDR+A1X_UART_MCR_OFFSET)
#define A1X_UART2_LSR (A1X_UART2_VADDR+A1X_UART_LSR_OFFSET)
#define A1X_UART2_MSR (A1X_UART2_VADDR+A1X_UART_MSR_OFFSET)
#define A1X_UART2_SCH (A1X_UART2_VADDR+A1X_UART_SCH_OFFSET)
#define A1X_UART2_USR (A1X_UART2_VADDR+A1X_UART_USR_OFFSET)
#define A1X_UART2_TFL (A1X_UART2_VADDR+A1X_UART_TFL_OFFSET)
#define A1X_UART2_RFL (A1X_UART2_VADDR+A1X_UART_RFL_OFFSET)
#define A1X_UART2_HALT (A1X_UART2_VADDR+A1X_UART_HALT_OFFSET)
#define A1X_UART3_RBR (A1X_UART3_VADDR+A1X_UART_RBR_OFFSET)
#define A1X_UART3_THR (A1X_UART3_VADDR+A1X_UART_THR_OFFSET)
#define A1X_UART3_DLL (A1X_UART3_VADDR+A1X_UART_DLL_OFFSET)
#define A1X_UART3_DLH (A1X_UART3_VADDR+A1X_UART_DLH_OFFSET)
#define A1X_UART3_IER (A1X_UART3_VADDR+A1X_UART_IER_OFFSET)
#define A1X_UART3_IIR (A1X_UART3_VADDR+A1X_UART_IIR_OFFSET)
#define A1X_UART3_FCR (A1X_UART3_VADDR+A1X_UART_FCR_OFFSET)
#define A1X_UART3_LCR (A1X_UART3_VADDR+A1X_UART_LCR_OFFSET)
#define A1X_UART3_MCR (A1X_UART3_VADDR+A1X_UART_MCR_OFFSET)
#define A1X_UART3_LSR (A1X_UART3_VADDR+A1X_UART_LSR_OFFSET)
#define A1X_UART3_MSR (A1X_UART3_VADDR+A1X_UART_MSR_OFFSET)
#define A1X_UART3_SCH (A1X_UART3_VADDR+A1X_UART_SCH_OFFSET)
#define A1X_UART3_USR (A1X_UART3_VADDR+A1X_UART_USR_OFFSET)
#define A1X_UART3_TFL (A1X_UART3_VADDR+A1X_UART_TFL_OFFSET)
#define A1X_UART3_RFL (A1X_UART3_VADDR+A1X_UART_RFL_OFFSET)
#define A1X_UART3_HALT (A1X_UART3_VADDR+A1X_UART_HALT_OFFSET)
#define A1X_UART4_RBR (A1X_UART4_VADDR+A1X_UART_RBR_OFFSET)
#define A1X_UART4_THR (A1X_UART4_VADDR+A1X_UART_THR_OFFSET)
#define A1X_UART4_DLL (A1X_UART4_VADDR+A1X_UART_DLL_OFFSET)
#define A1X_UART4_DLH (A1X_UART4_VADDR+A1X_UART_DLH_OFFSET)
#define A1X_UART4_IER (A1X_UART4_VADDR+A1X_UART_IER_OFFSET)
#define A1X_UART4_IIR (A1X_UART4_VADDR+A1X_UART_IIR_OFFSET)
#define A1X_UART4_FCR (A1X_UART4_VADDR+A1X_UART_FCR_OFFSET)
#define A1X_UART4_LCR (A1X_UART4_VADDR+A1X_UART_LCR_OFFSET)
#define A1X_UART4_MCR (A1X_UART4_VADDR+A1X_UART_MCR_OFFSET)
#define A1X_UART4_LSR (A1X_UART4_VADDR+A1X_UART_LSR_OFFSET)
#define A1X_UART4_MSR (A1X_UART4_VADDR+A1X_UART_MSR_OFFSET)
#define A1X_UART4_SCH (A1X_UART4_VADDR+A1X_UART_SCH_OFFSET)
#define A1X_UART4_USR (A1X_UART4_VADDR+A1X_UART_USR_OFFSET)
#define A1X_UART4_TFL (A1X_UART4_VADDR+A1X_UART_TFL_OFFSET)
#define A1X_UART4_RFL (A1X_UART4_VADDR+A1X_UART_RFL_OFFSET)
#define A1X_UART4_HALT (A1X_UART4_VADDR+A1X_UART_HALT_OFFSET)
#define A1X_UART5_RBR (A1X_UART5_VADDR+A1X_UART_RBR_OFFSET)
#define A1X_UART5_THR (A1X_UART5_VADDR+A1X_UART_THR_OFFSET)
#define A1X_UART5_DLL (A1X_UART5_VADDR+A1X_UART_DLL_OFFSET)
#define A1X_UART5_DLH (A1X_UART5_VADDR+A1X_UART_DLH_OFFSET)
#define A1X_UART5_IER (A1X_UART5_VADDR+A1X_UART_IER_OFFSET)
#define A1X_UART5_IIR (A1X_UART5_VADDR+A1X_UART_IIR_OFFSET)
#define A1X_UART5_FCR (A1X_UART5_VADDR+A1X_UART_FCR_OFFSET)
#define A1X_UART5_LCR (A1X_UART5_VADDR+A1X_UART_LCR_OFFSET)
#define A1X_UART5_MCR (A1X_UART5_VADDR+A1X_UART_MCR_OFFSET)
#define A1X_UART5_LSR (A1X_UART5_VADDR+A1X_UART_LSR_OFFSET)
#define A1X_UART5_MSR (A1X_UART5_VADDR+A1X_UART_MSR_OFFSET)
#define A1X_UART5_SCH (A1X_UART5_VADDR+A1X_UART_SCH_OFFSET)
#define A1X_UART5_USR (A1X_UART5_VADDR+A1X_UART_USR_OFFSET)
#define A1X_UART5_TFL (A1X_UART5_VADDR+A1X_UART_TFL_OFFSET)
#define A1X_UART5_RFL (A1X_UART5_VADDR+A1X_UART_RFL_OFFSET)
#define A1X_UART5_HALT (A1X_UART5_VADDR+A1X_UART_HALT_OFFSET)
#define A1X_UART6_RBR (A1X_UART6_VADDR+A1X_UART_RBR_OFFSET)
#define A1X_UART6_THR (A1X_UART6_VADDR+A1X_UART_THR_OFFSET)
#define A1X_UART6_DLL (A1X_UART6_VADDR+A1X_UART_DLL_OFFSET)
#define A1X_UART6_DLH (A1X_UART6_VADDR+A1X_UART_DLH_OFFSET)
#define A1X_UART6_IER (A1X_UART6_VADDR+A1X_UART_IER_OFFSET)
#define A1X_UART6_IIR (A1X_UART6_VADDR+A1X_UART_IIR_OFFSET)
#define A1X_UART6_FCR (A1X_UART6_VADDR+A1X_UART_FCR_OFFSET)
#define A1X_UART6_LCR (A1X_UART6_VADDR+A1X_UART_LCR_OFFSET)
#define A1X_UART6_MCR (A1X_UART6_VADDR+A1X_UART_MCR_OFFSET)
#define A1X_UART6_LSR (A1X_UART6_VADDR+A1X_UART_LSR_OFFSET)
#define A1X_UART6_MSR (A1X_UART6_VADDR+A1X_UART_MSR_OFFSET)
#define A1X_UART6_SCH (A1X_UART6_VADDR+A1X_UART_SCH_OFFSET)
#define A1X_UART6_USR (A1X_UART6_VADDR+A1X_UART_USR_OFFSET)
#define A1X_UART6_TFL (A1X_UART6_VADDR+A1X_UART_TFL_OFFSET)
#define A1X_UART6_RFL (A1X_UART6_VADDR+A1X_UART_RFL_OFFSET)
#define A1X_UART6_HALT (A1X_UART6_VADDR+A1X_UART_HALT_OFFSET)
#define A1X_UART7_RBR (A1X_UART7_VADDR+A1X_UART_RBR_OFFSET)
#define A1X_UART7_THR (A1X_UART7_VADDR+A1X_UART_THR_OFFSET)
#define A1X_UART7_DLL (A1X_UART7_VADDR+A1X_UART_DLL_OFFSET)
#define A1X_UART7_DLH (A1X_UART7_VADDR+A1X_UART_DLH_OFFSET)
#define A1X_UART7_IER (A1X_UART7_VADDR+A1X_UART_IER_OFFSET)
#define A1X_UART7_IIR (A1X_UART7_VADDR+A1X_UART_IIR_OFFSET)
#define A1X_UART7_FCR (A1X_UART7_VADDR+A1X_UART_FCR_OFFSET)
#define A1X_UART7_LCR (A1X_UART7_VADDR+A1X_UART_LCR_OFFSET)
#define A1X_UART7_MCR (A1X_UART7_VADDR+A1X_UART_MCR_OFFSET)
#define A1X_UART7_LSR (A1X_UART7_VADDR+A1X_UART_LSR_OFFSET)
#define A1X_UART7_MSR (A1X_UART7_VADDR+A1X_UART_MSR_OFFSET)
#define A1X_UART7_SCH (A1X_UART7_VADDR+A1X_UART_SCH_OFFSET)
#define A1X_UART7_USR (A1X_UART7_VADDR+A1X_UART_USR_OFFSET)
#define A1X_UART7_TFL (A1X_UART7_VADDR+A1X_UART_TFL_OFFSET)
#define A1X_UART7_RFL (A1X_UART7_VADDR+A1X_UART_RFL_OFFSET)
#define A1X_UART7_HALT (A1X_UART7_VADDR+A1X_UART_HALT_OFFSET)
/* Register bit field definitions ***************************************************/
/* UART Receive Buffer Register */
#define UART_RBR_MASK 0x000000ff
/* UART Transmit Holding Register */
#define UART_THR_MASK 0x000000ff
/* UART Divisor Latch Low Register */
#define UART_DLL_MASK 0x000000ff
/* UART Divisor Latch High Register */
#define UART_DLH_MASK 0x000000ff
/* UART Interrupt Enable Register */
#define UART_IER_ERBFI (1 << 0) /* Bit 0: Enable Received Data Available Interrupt */
#define UART_IER_ETBEI (1 << 1) /* Bit 1: Enable Transmit Holding Register Empty Interrupt */
#define UART_IER_ELSI (1 << 2) /* Bit 2: Enable Receiver Line Status Interrupt */
#define UART_IER_EDSSI (1 << 3) /* Bit 3: Enable Modem Status Interrupt */
#define UART_IER_PTIME (1 << 7) /* Bit 7: Programmable THRE Interrupt Mode Enable */
#define UART_IER_ALLIE 0x0000008f
/* UART Interrupt Identity Register */
#define UART_IIR_IID_SHIFT (0) /* Bits: 0-3: Interrupt ID */
#define UART_IIR_IID_MASK (15 << UART_IIR_IID_SHIFT)
# define UART_IIR_IID_MODEM (0 << UART_IIR_IID_SHIFT) /* Modem status */
# define UART_IIR_IID_NONE (1 << UART_IIR_IID_SHIFT) /* No interrupt pending */
# define UART_IIR_IID_TXEMPTY (2 << UART_IIR_IID_SHIFT) /* THR empty */
# define UART_IIR_IID_RECV (4 << UART_IIR_IID_SHIFT) /* Received data available */
# define UART_IIR_IID_LINESTATUS (6 << UART_IIR_IID_SHIFT) /* Receiver line status */
# define UART_IIR_IID_BUSY (7 << UART_IIR_IID_SHIFT) /* Busy detect */
# define UART_IIR_IID_TIMEOUT (12 << UART_IIR_IID_SHIFT) /* Character timeout */
#define UART_IIR_FEFLAG_SHIFT (6) /* Bits 6-7: FIFOs Enable Flag */
#define UART_IIR_FEFLAG_MASK (3 << UART_IIR_FEFLAG_SHIFT)
# define UART_IIR_FEFLAG_DISABLE (0 << UART_IIR_FEFLAG_SHIFT)
# define UART_IIR_FEFLAG_ENABLE (3 << UART_IIR_FEFLAG_SHIFT)
/* UART FIFO Control Register */
#define UART_FCR_FIFOE (1 << 0) /* Bit 0: Enable FIFOs */
#define UART_FCR_RFIFOR (1 << 1) /* Bit 1: RCVR FIFO Reset */
#define UART_FCR_XFIFOR (1 << 2) /* Bit 2: XMIT FIFO reset */
#define UART_FCR_DMAM (1 << 3) /* Bit 3: DMA mode */
#define UART_FCR_TFT_SHIFT (4) /* Bits 4-5: TX Empty Trigger */
#define UART_FCR_TFT_MASK (3 << UART_FCR_TFT_SHIFT)
# define UART_FCR_TFT_EMPTY (0 << UART_FCR_TFT_SHIFT) /* FIFO empty */
# define UART_FCR_TFT_TWO (1 << UART_FCR_TFT_SHIFT) /* 2 characters in the FIFO */
# define UART_FCR_TFT_QUARTER (2 << UART_FCR_TFT_SHIFT) /* FIFO 1/4 full */
# define UART_FCR_TFT_HALF (3 << UART_FCR_TFT_SHIFT) /* FIFO 1/2 full */
#define UART_FCR_RT_SHIFT (6) /* Bits 6-7: RCVR Trigger */
#define UART_FCR_RT_MASK (3 << UART_FCR_RT_SHIFT)
# define UART_FCR_RT_ONE (0 << UART_FCR_RT_SHIFT) /* 1 character in the FIFO */
# define UART_FCR_RT_QUARTER (1 << UART_FCR_RT_SHIFT) /* FIFO 1/4 full */
# define UART_FCR_RT_HALF (2 << UART_FCR_RT_SHIFT) /* FIFO 1/2 full */
# define UART_FCR_RT_MINUS2 (3 << UART_FCR_RT_SHIFT) /* FIFO-2 less than full */
/* UART Line Control Register */
#define UART_LCR_DLS_SHIFT (0) /* Bits 0-1: Data Length Select */
#define UART_LCR_DLS_MASK (3 << UART_LCR_DLS_SHIFT)
# define UART_LCR_DLS_5BITS (0 << UART_LCR_DLS_SHIFT) /* 5 bits */
# define UART_LCR_DLS_6BITS (1 << UART_LCR_DLS_SHIFT) /* 6 bits */
# define UART_LCR_DLS_7BITS (2 << UART_LCR_DLS_SHIFT) /* 7 bits */
# define UART_LCR_DLS_8BITS (3 << UART_LCR_DLS_SHIFT) /* 8 bits */
#define UART_LCR_STOP (1 << 2) /* Bit 2: Number of stop bits */
#define UART_LCR_PEN (1 << 3) /* Bit 3: Parity Enable */
#define UART_LCR_EPS (1 << 4) /* Bit 4: Even Parity Select */
#define UART_LCR_BC (1 << 6) /* Bit 6: Break Control Bit */
#define UART_LCR_DLAB (1 << 7) /* Bit 7: Divisor Latch Access Bit */
/* UART Modem Control Register */
#define UART_MCR_DTR (1 << 0) /* Bit 0: Data Terminal Ready */
#define UART_MCR_RTS (1 << 1) /* Bit 1: Request to Send */
#define UART_MCR_LOOP (1 << 4) /* Bit 4: Loop Back Mode */
#define UART_MCR_AFCE (1 << 5) /* Bit 5: Auto Flow Control Enable */
#define UART_MCR_SIRE (1 << 6) /* Bit 6: SIR Mode Enable */
/* UART Line Status Register */
#define UART_LSR_DR (1 << 0) /* Bit 0: Data Ready */
#define UART_LSR_OE (1 << 1) /* Bit 1: Overrun Error */
#define UART_LSR_PE (1 << 2) /* Bit 2: Parity Error */
#define UART_LSR_FE (1 << 3) /* Bit 3: Framing Error */
#define UART_LSR_BI (1 << 4) /* Bit 4: Break Interrupt */
#define UART_LSR_THRE (1 << 5) /* Bit 5: TX Holding Register Empty */
#define UART_LSR_TEMT (1 << 6) /* Bit 6: Transmitter Empty */
#define UART_LSR_FIFOERR (1 << 7) /* Bit 7: RX Data Error in FIFO */
/* UART Modem Status Register */
#define UART_MSR_DCTS (1 << 0) /* Bit 0: Delta Clear to Send */
#define UART_MSR_DDSR (1 << 1) /* Bit 1: Delta Data Set Ready */
#define UART_MSR_TERI (1 << 2) /* Bit 2: Trailing Edge Ring Indicator */
#define UART_MSR_DDCD (1 << 3) /* Bit 3: Delta Data Carrier Detect */
#define UART_MSR_CTS (1 << 4) /* Bit 4: Line State of Clear To Send */
#define UART_MSR_DSR (1 << 5) /* Bit 5: Line State of Data Set Ready */
#define UART_MSR_RI (1 << 6) /* Bit 6: Line State of Ring Indicator */
#define UART_MSR_DCD (1 << 7) /* Bit 7: Line State of Data Carrier Detect */
/* UART Scratch Register */
#define UART_SCH_MASK 0x000000ff
/* UART Status Register */
#define UART_USR_BUSY (1 << 0) /* Bit 0: UART Busy Bit */
#define UART_USR_TFNF (1 << 1) /* Bit 1: Transmit FIFO Not Full */
#define UART_USR_TFE (1 << 2) /* Bit 2: Transmit FIFO Empty */
#define UART_USR_RFNE (1 << 3) /* Bit 3: Receive FIFO Not Empty */
#define UART_USR_RFF (1 << 4) /* Bit 4: Receive FIFO Full */
/* UART Transmit FIFO Level */
#define UART_TFL_SHIFT (0) /* Bits 0-6: Transmit FIFO Level */
#define UART_TFL_MASK (0x7f << UART_TFL_SHIFT)
# define UART_TFL(n) ((uint32_t)(n) << UART_TFL_SHIFT)
/* UART Receive FIFO Level */
#define UART_RFL_SHIFT (0) /* Bits 0-6: Receive FIFO Level */
#define UART_RFL_MASK (0x7f << UART_RFL_SHIFT)
# define UART_RFL(n) ((uint32_t)(n) << UART_RFL_SHIFT)
/* UART Halt TX Register */
#define UART_HALT_HALT_TX (1 << 0) /* Bit 0: Halt TX */
#define UART_HALT_SIR_TX_INVERT (1 << 4) /* Bit 4: SIR Transmit Pulse Polarity Invert */
#define UART_HALT_SIR_RX_INVERT (1 << 5) /* Bit 5: SIR Receiver Pulse Polarity Invert */
#endif /* __ARCH_ARM_SRC_A1X_CHIP_A1X_UART_H */
|
