1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
|
/************************************************************************************
* arch/arm/src/tiva/chip/tiva_uart.h
*
* Copyright (C) 2009, 2013-2014 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org>
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in
* the documentation and/or other materials provided with the
* distribution.
* 3. Neither the name NuttX nor the names of its contributors may be
* used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
************************************************************************************/
#ifndef __ARCH_ARM_SRC_TIVA_CHIP_TIVA_UART_H
#define __ARCH_ARM_SRC_TIVA_CHIP_TIVA_UART_H
/************************************************************************************
* Included Files
************************************************************************************/
#include <nuttx/config.h>
#include <arch/chip/chip.h>
/************************************************************************************
* Pre-processor Definitions
************************************************************************************/
/* UART register offsets ************************************************************/
#define TIVA_UART_DR_OFFSET 0x0000 /* UART Data */
#define TIVA_UART_RSR_OFFSET 0x0004 /* UART Receive Status */
#define TIVA_UART_ECR_OFFSET 0x0004 /* UART Error Clear */
#define TIVA_UART_FR_OFFSET 0x0018 /* UART Flag */
#define TIVA_UART_ILPR_OFFSET 0x0020 /* UART IrDA Low-Power Register */
#define TIVA_UART_IBRD_OFFSET 0x0024 /* UART Integer Baud-Rate Divisor*/
#define TIVA_UART_FBRD_OFFSET 0x0028 /* UART Fractional Baud-Rate Divisor */
#define TIVA_UART_LCRH_OFFSET 0x002c /* UART Line Control */
#define TIVA_UART_CTL_OFFSET 0x0030 /* UART Control */
#define TIVA_UART_IFLS_OFFSET 0x0034 /* UART Interrupt FIFO Level Select */
#define TIVA_UART_IM_OFFSET 0x0038 /* UART Interrupt Mask */
#define TIVA_UART_RIS_OFFSET 0x003c /* UART Raw Interrupt Status */
#define TIVA_UART_MIS_OFFSET 0x0040 /* UART Masked Interrupt Status */
#define TIVA_UART_ICR_OFFSET 0x0044 /* UART Interrupt Clear */
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define TIVA_UART_DMACTL_OFFSET 0x0048 /* UART DMA Control */
# define TIVA_UART_9BITADDR_OFFSET 0x00a4 /* UART 9-Bit Self Address */
# define TIVA_UART_9BITAMASK_OFFSET 0x00a8 /* UART 9-Bit Self Address Mask */
# define TIVA_UART_PP_OFFSET 0x0fc0 /* UART Peripheral Properties */
# define TIVA_UART_CC_OFFSET 0x0fc8 /* UART Clock Configuration */
#endif
#define TIVA_UART_PERIPHID4_OFFSET 0x0fd0 /* UART Peripheral Identification 4 */
#define TIVA_UART_PERIPHID5_OFFSET 0x0fd4 /* UART Peripheral Identification 5 */
#define TIVA_UART_PERIPHID6_OFFSET 0x0fd8 /* UART Peripheral Identification 6 */
#define TIVA_UART_PERIPHID7_OFFSET 0x0fdc /* UART Peripheral Identification 7 */
#define TIVA_UART_PERIPHID0_OFFSET 0x0fe0 /* UART Peripheral Identification 0 */
#define TIVA_UART_PERIPHID1_OFFSET 0x0fe4 /* UART Peripheral Identification 1 */
#define TIVA_UART_PERIPHID2_OFFSET 0x0fe8 /* UART Peripheral Identification 2 */
#define TIVA_UART_PERIPHID3_OFFSET 0x0fec /* UART Peripheral Identification 3 */
#define TIVA_UART_PCELLID0_OFFSET 0x0ff0 /* UART PrimeCell Identification 0 */
#define TIVA_UART_PCELLID1_OFFSET 0x0ff4 /* UART PrimeCell Identification 1 */
#define TIVA_UART_PCELLID2_OFFSET 0x0ff8 /* UART PrimeCell Identification 2 */
#define TIVA_UART_PCELLID3_OFFSET 0x0ffc /* UART PrimeCell Identification 3 */
/* UART register addresses **********************************************************/
#define TIVA_UART_BASE(n) (TIVA_UART0_BASE + (n)*0x01000)
#define TIVA_UART_DR(n) (TIVA_UART_BASE(n) + TIVA_UART_DR_OFFSET)
#define TIVA_UART_RSR(n) (TIVA_UART_BASE(n) + TIVA_UART_RSR_OFFSET)
#define TIVA_UART_ECR(n) (TIVA_UART_BASE(n) + TIVA_UART_ECR_OFFSET)
#define TIVA_UART_FR(n) (TIVA_UART_BASE(n) + TIVA_UART_FR_OFFSET)
#define TIVA_UART_ILPR(n) (TIVA_UART_BASE(n) + TIVA_UART_ILPR_OFFSET)
#define TIVA_UART_IBRD(n) (TIVA_UART_BASE(n) + TIVA_UART_IBRD_OFFSET)
#define TIVA_UART_FBRD(n) (TIVA_UART_BASE(n) + TIVA_UART_FBRD_OFFSET)
#define TIVA_UART_LCRH(n) (TIVA_UART_BASE(n) + TIVA_UART_LCRH_OFFSET)
#define TIVA_UART_CTL(n) (TIVA_UART_BASE(n) + TIVA_UART_CTL_OFFSET)
#define TIVA_UART_IFLS(n) (TIVA_UART_BASE(n) + TIVA_UART_IFLS_OFFSET)
#define TIVA_UART_IM(n) (TIVA_UART_BASE(n) + TIVA_UART_IM_OFFSET)
#define TIVA_UART_RIS(n) (TIVA_UART_BASE(n) + TIVA_UART_RIS_OFFSET)
#define TIVA_UART_MIS(n) (TIVA_UART_BASE(n) + TIVA_UART_MIS_OFFSET)
#define TIVA_UART_ICR(n) (TIVA_UART_BASE(n) + TIVA_UART_ICR_OFFSET)
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define TIVA_UART_DMACTL(n) (TIVA_UART_BASE(n) + TIVA_UART_DMACTL_OFFSET)
# define TIVA_UART_9BITADDR(n) (TIVA_UART_BASE(n) + TIVA_UART_9BITADDR_OFFSET)
# define TIVA_UART_9BITAMASK(n) (TIVA_UART_BASE(n) + TIVA_UART_9BITAMASK_OFFSET)
# define TIVA_UART_PP(n) (TIVA_UART_BASE(n) + TIVA_UART_PP_OFFSET)
# define TIVA_UART_CC(n) (TIVA_UART_BASE(n) + TIVA_UART_CC_OFFSET)
#endif
#define TIVA_UART_PERIPHID4(n) (TIVA_UART_BASE(n) + TIVA_UART_PERIPHID4_OFFSET)
#define TIVA_UART_PERIPHID5(n) (TIVA_UART_BASE(n) + TIVA_UART_PERIPHID5_OFFSET)
#define TIVA_UART_PERIPHID6(n) (TIVA_UART_BASE(n) + TIVA_UART_PERIPHID6_OFFSET)
#define TIVA_UART_PERIPHID7(n) (TIVA_UART_BASE(n) + TIVA_UART_PERIPHID7_OFFSET)
#define TIVA_UART_PERIPHID0(n) (TIVA_UART_BASE(n) + TIVA_UART_PERIPHID0_OFFSET)
#define TIVA_UART_PERIPHID1(n) (TIVA_UART_BASE(n) + TIVA_UART_PERIPHID1_OFFSET)
#define TIVA_UART_PERIPHID2(n) (TIVA_UART_BASE(n) + TIVA_UART_PERIPHID2_OFFSET)
#define TIVA_UART_PERIPHID3(n) (TIVA_UART_BASE(n) + TIVA_UART_PERIPHID3_OFFSET)
#define TIVA_UART_PCELLID0(n) (TIVA_UART_BASE(n) + TIVA_UART_PCELLID0_OFFSET)
#define TIVA_UART_PCELLID1(n) (TIVA_UART_BASE(n) + TIVA_UART_PCELLID1_OFFSET)
#define TIVA_UART_PCELLID2(n) (TIVA_UART_BASE(n) + TIVA_UART_PCELLID2_OFFSET)
#define TIVA_UART_PCELLID3(n) (TIVA_UART_BASE(n) + TIVA_UART_PCELLID3_OFFSET)
#if TIVA_NUARTS > 0
# define TIVA_UART0_DR (TIVA_UART0_BASE + TIVA_UART_DR_OFFSET)
# define TIVA_UART0_RSR (TIVA_UART0_BASE + TIVA_UART_RSR_OFFSET)
# define TIVA_UART0_ECR (TIVA_UART0_BASE + TIVA_UART_ECR_OFFSET)
# define TIVA_UART0_FR (TIVA_UART0_BASE + TIVA_UART_FR_OFFSET)
# define TIVA_UART0_ILPR (TIVA_UART0_BASE + TIVA_UART_ILPR_OFFSET)
# define TIVA_UART0_IBRD (TIVA_UART0_BASE + TIVA_UART_IBRD_OFFSET)
# define TIVA_UART0_FBRD (TIVA_UART0_BASE + TIVA_UART_FBRD_OFFSET)
# define TIVA_UART0_LCRH (TIVA_UART0_BASE + TIVA_UART_LCRH_OFFSET)
# define TIVA_UART0_CTL (TIVA_UART0_BASE + TIVA_UART_CTL_OFFSET)
# define TIVA_UART0_IFLS (TIVA_UART0_BASE + TIVA_UART_IFLS_OFFSET)
# define TIVA_UART0_IM (TIVA_UART0_BASE + TIVA_UART_IM_OFFSET)
# define TIVA_UART0_RIS (TIVA_UART0_BASE + TIVA_UART_RIS_OFFSET)
# define TIVA_UART0_MIS (TIVA_UART0_BASE + TIVA_UART_MIS_OFFSET)
# define TIVA_UART0_ICR (TIVA_UART0_BASE + TIVA_UART_ICR_OFFSET)
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define TIVA_UART0_DMACTL (TIVA_UART0_BASE + TIVA_UART_DMACTL_OFFSET)
# define TIVA_UART0_9BITADDR (TIVA_UART0_BASE + TIVA_UART_9BITADDR_OFFSET)
# define TIVA_UART0_9BITAMASK (TIVA_UART0_BASE + TIVA_UART_9BITAMASK_OFFSET)
# define TIVA_UART0_PP (TIVA_UART0_BASE + TIVA_UART_PP_OFFSET)
# define TIVA_UART0_CC (TIVA_UART0_BASE + TIVA_UART_CC_OFFSET)
#endif
# define TIVA_UART0_PERIPHID4 (TIVA_UART0_BASE + TIVA_UART_PERIPHID4_OFFSET)
# define TIVA_UART0_PERIPHID5 (TIVA_UART0_BASE + TIVA_UART_PERIPHID5_OFFSET)
# define TIVA_UART0_PERIPHID6 (TIVA_UART0_BASE + TIVA_UART_PERIPHID6_OFFSET)
# define TIVA_UART0_PERIPHID7 (TIVA_UART0_BASE + TIVA_UART_PERIPHID7_OFFSET)
# define TIVA_UART0_PERIPHID0 (TIVA_UART0_BASE + TIVA_UART_PERIPHID0_OFFSET)
# define TIVA_UART0_PERIPHID1 (TIVA_UART0_BASE + TIVA_UART_PERIPHID1_OFFSET)
# define TIVA_UART0_PERIPHID2 (TIVA_UART0_BASE + TIVA_UART_PERIPHID2_OFFSET)
# define TIVA_UART0_PERIPHID3 (TIVA_UART0_BASE + TIVA_UART_PERIPHID3_OFFSET)
# define TIVA_UART0_PCELLID0 (TIVA_UART0_BASE + TIVA_UART_PCELLID0_OFFSET)
# define TIVA_UART0_PCELLID1 (TIVA_UART0_BASE + TIVA_UART_PCELLID1_OFFSET)
# define TIVA_UART0_PCELLID2 (TIVA_UART0_BASE + TIVA_UART_PCELLID2_OFFSET)
# define TIVA_UART0_PCELLID3 (TIVA_UART0_BASE + TIVA_UART_PCELLID3_OFFSET)
#endif
#if TIVA_NUARTS > 1
# define TIVA_UART1_DR (TIVA_UART1_BASE + TIVA_UART_DR_OFFSET)
# define TIVA_UART1_RSR (TIVA_UART1_BASE + TIVA_UART_RSR_OFFSET)
# define TIVA_UART1_ECR (TIVA_UART1_BASE + TIVA_UART_ECR_OFFSET)
# define TIVA_UART1_FR (TIVA_UART1_BASE + TIVA_UART_FR_OFFSET)
# define TIVA_UART1_ILPR (TIVA_UART1_BASE + TIVA_UART_ILPR_OFFSET)
# define TIVA_UART1_IBRD (TIVA_UART1_BASE + TIVA_UART_IBRD_OFFSET)
# define TIVA_UART1_FBRD (TIVA_UART1_BASE + TIVA_UART_FBRD_OFFSET)
# define TIVA_UART1_LCRH (TIVA_UART1_BASE + TIVA_UART_LCRH_OFFSET)
# define TIVA_UART1_CTL (TIVA_UART1_BASE + TIVA_UART_CTL_OFFSET)
# define TIVA_UART1_IFLS (TIVA_UART1_BASE + TIVA_UART_IFLS_OFFSET)
# define TIVA_UART1_IM (TIVA_UART1_BASE + TIVA_UART_IM_OFFSET)
# define TIVA_UART1_RIS (TIVA_UART1_BASE + TIVA_UART_RIS_OFFSET)
# define TIVA_UART1_MIS (TIVA_UART1_BASE + TIVA_UART_MIS_OFFSET)
# define TIVA_UART1_ICR (TIVA_UART1_BASE + TIVA_UART_ICR_OFFSET)
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define TIVA_UART1_DMACTL (TIVA_UART1_BASE + TIVA_UART_DMACTL_OFFSET)
# define TIVA_UART1_9BITADDR (TIVA_UART1_BASE + TIVA_UART_9BITADDR_OFFSET)
# define TIVA_UART1_9BITAMASK (TIVA_UART1_BASE + TIVA_UART_9BITAMASK_OFFSET)
# define TIVA_UART1_PP (TIVA_UART1_BASE + TIVA_UART_PP_OFFSET)
# define TIVA_UART1_CC (TIVA_UART1_BASE + TIVA_UART_CC_OFFSET)
#endif
# define TIVA_UART1_PERIPHID4 (TIVA_UART1_BASE + TIVA_UART_PERIPHID4_OFFSET)
# define TIVA_UART1_PERIPHID5 (TIVA_UART1_BASE + TIVA_UART_PERIPHID5_OFFSET)
# define TIVA_UART1_PERIPHID6 (TIVA_UART1_BASE + TIVA_UART_PERIPHID6_OFFSET)
# define TIVA_UART1_PERIPHID7 (TIVA_UART1_BASE + TIVA_UART_PERIPHID7_OFFSET)
# define TIVA_UART1_PERIPHID0 (TIVA_UART1_BASE + TIVA_UART_PERIPHID0_OFFSET)
# define TIVA_UART1_PERIPHID1 (TIVA_UART1_BASE + TIVA_UART_PERIPHID1_OFFSET)
# define TIVA_UART1_PERIPHID2 (TIVA_UART1_BASE + TIVA_UART_PERIPHID2_OFFSET)
# define TIVA_UART1_PERIPHID3 (TIVA_UART1_BASE + TIVA_UART_PERIPHID3_OFFSET)
# define TIVA_UART1_PCELLID0 (TIVA_UART1_BASE + TIVA_UART_PCELLID0_OFFSET)
# define TIVA_UART1_PCELLID1 (TIVA_UART1_BASE + TIVA_UART_PCELLID1_OFFSET)
# define TIVA_UART1_PCELLID2 (TIVA_UART1_BASE + TIVA_UART_PCELLID2_OFFSET)
# define TIVA_UART1_PCELLID3 (TIVA_UART1_BASE + TIVA_UART_PCELLID3_OFFSET)
#endif
#if TIVA_NUARTS > 2
# define TIVA_UART2_DR (TIVA_UART2_BASE + TIVA_UART_DR_OFFSET)
# define TIVA_UART2_RSR (TIVA_UART2_BASE + TIVA_UART_RSR_OFFSET)
# define TIVA_UART2_ECR (TIVA_UART2_BASE + TIVA_UART_ECR_OFFSET)
# define TIVA_UART2_FR (TIVA_UART2_BASE + TIVA_UART_FR_OFFSET)
# define TIVA_UART2_ILPR (TIVA_UART2_BASE + TIVA_UART_ILPR_OFFSET)
# define TIVA_UART2_IBRD (TIVA_UART2_BASE + TIVA_UART_IBRD_OFFSET)
# define TIVA_UART2_FBRD (TIVA_UART2_BASE + TIVA_UART_FBRD_OFFSET)
# define TIVA_UART2_LCRH (TIVA_UART2_BASE + TIVA_UART_LCRH_OFFSET)
# define TIVA_UART2_CTL (TIVA_UART2_BASE + TIVA_UART_CTL_OFFSET)
# define TIVA_UART2_IFLS (TIVA_UART2_BASE + TIVA_UART_IFLS_OFFSET)
# define TIVA_UART2_IM (TIVA_UART2_BASE + TIVA_UART_IM_OFFSET)
# define TIVA_UART2_RIS (TIVA_UART2_BASE + TIVA_UART_RIS_OFFSET)
# define TIVA_UART2_MIS (TIVA_UART2_BASE + TIVA_UART_MIS_OFFSET)
# define TIVA_UART2_ICR (TIVA_UART2_BASE + TIVA_UART_ICR_OFFSET)
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define TIVA_UART2_DMACTL (TIVA_UART2_BASE + TIVA_UART_DMACTL_OFFSET)
# define TIVA_UART2_9BITADDR (TIVA_UART2_BASE + TIVA_UART_9BITADDR_OFFSET)
# define TIVA_UART2_9BITAMASK (TIVA_UART2_BASE + TIVA_UART_9BITAMASK_OFFSET)
# define TIVA_UART2_PP (TIVA_UART2_BASE + TIVA_UART_PP_OFFSET)
# define TIVA_UART2_CC (TIVA_UART2_BASE + TIVA_UART_CC_OFFSET)
#endif
# define TIVA_UART2_PERIPHID4 (TIVA_UART2_BASE + TIVA_UART_PERIPHID4_OFFSET)
# define TIVA_UART2_PERIPHID5 (TIVA_UART2_BASE + TIVA_UART_PERIPHID5_OFFSET)
# define TIVA_UART2_PERIPHID6 (TIVA_UART2_BASE + TIVA_UART_PERIPHID6_OFFSET)
# define TIVA_UART2_PERIPHID7 (TIVA_UART2_BASE + TIVA_UART_PERIPHID7_OFFSET)
# define TIVA_UART2_PERIPHID0 (TIVA_UART2_BASE + TIVA_UART_PERIPHID0_OFFSET)
# define TIVA_UART2_PERIPHID1 (TIVA_UART2_BASE + TIVA_UART_PERIPHID1_OFFSET)
# define TIVA_UART2_PERIPHID2 (TIVA_UART2_BASE + TIVA_UART_PERIPHID2_OFFSET)
# define TIVA_UART2_PERIPHID3 (TIVA_UART2_BASE + TIVA_UART_PERIPHID3_OFFSET)
# define TIVA_UART2_PCELLID0 (TIVA_UART2_BASE + TIVA_UART_PCELLID0_OFFSET)
# define TIVA_UART2_PCELLID1 (TIVA_UART2_BASE + TIVA_UART_PCELLID1_OFFSET)
# define TIVA_UART2_PCELLID2 (TIVA_UART2_BASE + TIVA_UART_PCELLID2_OFFSET)
# define TIVA_UART2_PCELLID3 (TIVA_UART2_BASE + TIVA_UART_PCELLID3_OFFSET)
#endif
#if TIVA_NUARTS > 3
# define TIVA_UART3_DR (TIVA_UART3_BASE + TIVA_UART_DR_OFFSET)
# define TIVA_UART3_RSR (TIVA_UART3_BASE + TIVA_UART_RSR_OFFSET)
# define TIVA_UART3_ECR (TIVA_UART3_BASE + TIVA_UART_ECR_OFFSET)
# define TIVA_UART3_FR (TIVA_UART3_BASE + TIVA_UART_FR_OFFSET)
# define TIVA_UART3_ILPR (TIVA_UART3_BASE + TIVA_UART_ILPR_OFFSET)
# define TIVA_UART3_IBRD (TIVA_UART3_BASE + TIVA_UART_IBRD_OFFSET)
# define TIVA_UART3_FBRD (TIVA_UART3_BASE + TIVA_UART_FBRD_OFFSET)
# define TIVA_UART3_LCRH (TIVA_UART3_BASE + TIVA_UART_LCRH_OFFSET)
# define TIVA_UART3_CTL (TIVA_UART3_BASE + TIVA_UART_CTL_OFFSET)
# define TIVA_UART3_IFLS (TIVA_UART3_BASE + TIVA_UART_IFLS_OFFSET)
# define TIVA_UART3_IM (TIVA_UART3_BASE + TIVA_UART_IM_OFFSET)
# define TIVA_UART3_RIS (TIVA_UART3_BASE + TIVA_UART_RIS_OFFSET)
# define TIVA_UART3_MIS (TIVA_UART3_BASE + TIVA_UART_MIS_OFFSET)
# define TIVA_UART3_ICR (TIVA_UART3_BASE + TIVA_UART_ICR_OFFSET)
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define TIVA_UART3_DMACTL (TIVA_UART3_BASE + TIVA_UART_DMACTL_OFFSET)
# define TIVA_UART3_9BITADDR (TIVA_UART3_BASE + TIVA_UART_9BITADDR_OFFSET)
# define TIVA_UART3_9BITAMASK (TIVA_UART3_BASE + TIVA_UART_9BITAMASK_OFFSET)
# define TIVA_UART3_PP (TIVA_UART3_BASE + TIVA_UART_PP_OFFSET)
# define TIVA_UART3_CC (TIVA_UART3_BASE + TIVA_UART_CC_OFFSET)
#endif
# define TIVA_UART3_PERIPHID4 (TIVA_UART3_BASE + TIVA_UART_PERIPHID4_OFFSET)
# define TIVA_UART3_PERIPHID5 (TIVA_UART3_BASE + TIVA_UART_PERIPHID5_OFFSET)
# define TIVA_UART3_PERIPHID6 (TIVA_UART3_BASE + TIVA_UART_PERIPHID6_OFFSET)
# define TIVA_UART3_PERIPHID7 (TIVA_UART3_BASE + TIVA_UART_PERIPHID7_OFFSET)
# define TIVA_UART3_PERIPHID0 (TIVA_UART3_BASE + TIVA_UART_PERIPHID0_OFFSET)
# define TIVA_UART3_PERIPHID1 (TIVA_UART3_BASE + TIVA_UART_PERIPHID1_OFFSET)
# define TIVA_UART3_PERIPHID2 (TIVA_UART3_BASE + TIVA_UART_PERIPHID2_OFFSET)
# define TIVA_UART3_PERIPHID3 (TIVA_UART3_BASE + TIVA_UART_PERIPHID3_OFFSET)
# define TIVA_UART3_PCELLID0 (TIVA_UART3_BASE + TIVA_UART_PCELLID0_OFFSET)
# define TIVA_UART3_PCELLID1 (TIVA_UART3_BASE + TIVA_UART_PCELLID1_OFFSET)
# define TIVA_UART3_PCELLID2 (TIVA_UART3_BASE + TIVA_UART_PCELLID2_OFFSET)
# define TIVA_UART3_PCELLID3 (TIVA_UART3_BASE + TIVA_UART_PCELLID3_OFFSET)
#endif
#if TIVA_NUARTS > 4
# define TIVA_UART4_DR (TIVA_UART4_BASE + TIVA_UART_DR_OFFSET)
# define TIVA_UART4_RSR (TIVA_UART4_BASE + TIVA_UART_RSR_OFFSET)
# define TIVA_UART4_ECR (TIVA_UART4_BASE + TIVA_UART_ECR_OFFSET)
# define TIVA_UART4_FR (TIVA_UART4_BASE + TIVA_UART_FR_OFFSET)
# define TIVA_UART4_ILPR (TIVA_UART4_BASE + TIVA_UART_ILPR_OFFSET)
# define TIVA_UART4_IBRD (TIVA_UART4_BASE + TIVA_UART_IBRD_OFFSET)
# define TIVA_UART4_FBRD (TIVA_UART4_BASE + TIVA_UART_FBRD_OFFSET)
# define TIVA_UART4_LCRH (TIVA_UART4_BASE + TIVA_UART_LCRH_OFFSET)
# define TIVA_UART4_CTL (TIVA_UART4_BASE + TIVA_UART_CTL_OFFSET)
# define TIVA_UART4_IFLS (TIVA_UART4_BASE + TIVA_UART_IFLS_OFFSET)
# define TIVA_UART4_IM (TIVA_UART4_BASE + TIVA_UART_IM_OFFSET)
# define TIVA_UART4_RIS (TIVA_UART4_BASE + TIVA_UART_RIS_OFFSET)
# define TIVA_UART4_MIS (TIVA_UART4_BASE + TIVA_UART_MIS_OFFSET)
# define TIVA_UART4_ICR (TIVA_UART4_BASE + TIVA_UART_ICR_OFFSET)
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define TIVA_UART4_DMACTL (TIVA_UART4_BASE + TIVA_UART_DMACTL_OFFSET)
# define TIVA_UART4_9BITADDR (TIVA_UART4_BASE + TIVA_UART_9BITADDR_OFFSET)
# define TIVA_UART4_9BITAMASK (TIVA_UART4_BASE + TIVA_UART_9BITAMASK_OFFSET)
# define TIVA_UART4_PP (TIVA_UART4_BASE + TIVA_UART_PP_OFFSET)
# define TIVA_UART4_CC (TIVA_UART4_BASE + TIVA_UART_CC_OFFSET)
#endif
# define TIVA_UART4_PERIPHID4 (TIVA_UART4_BASE + TIVA_UART_PERIPHID4_OFFSET)
# define TIVA_UART4_PERIPHID5 (TIVA_UART4_BASE + TIVA_UART_PERIPHID5_OFFSET)
# define TIVA_UART4_PERIPHID6 (TIVA_UART4_BASE + TIVA_UART_PERIPHID6_OFFSET)
# define TIVA_UART4_PERIPHID7 (TIVA_UART4_BASE + TIVA_UART_PERIPHID7_OFFSET)
# define TIVA_UART4_PERIPHID0 (TIVA_UART4_BASE + TIVA_UART_PERIPHID0_OFFSET)
# define TIVA_UART4_PERIPHID1 (TIVA_UART4_BASE + TIVA_UART_PERIPHID1_OFFSET)
# define TIVA_UART4_PERIPHID2 (TIVA_UART4_BASE + TIVA_UART_PERIPHID2_OFFSET)
# define TIVA_UART4_PERIPHID3 (TIVA_UART4_BASE + TIVA_UART_PERIPHID3_OFFSET)
# define TIVA_UART4_PCELLID0 (TIVA_UART4_BASE + TIVA_UART_PCELLID0_OFFSET)
# define TIVA_UART4_PCELLID1 (TIVA_UART4_BASE + TIVA_UART_PCELLID1_OFFSET)
# define TIVA_UART4_PCELLID2 (TIVA_UART4_BASE + TIVA_UART_PCELLID2_OFFSET)
# define TIVA_UART4_PCELLID3 (TIVA_UART4_BASE + TIVA_UART_PCELLID3_OFFSET)
#endif
#if TIVA_NUARTS > 5
# define TIVA_UART5_DR (TIVA_UART5_BASE + TIVA_UART_DR_OFFSET)
# define TIVA_UART5_RSR (TIVA_UART5_BASE + TIVA_UART_RSR_OFFSET)
# define TIVA_UART5_ECR (TIVA_UART5_BASE + TIVA_UART_ECR_OFFSET)
# define TIVA_UART5_FR (TIVA_UART5_BASE + TIVA_UART_FR_OFFSET)
# define TIVA_UART5_ILPR (TIVA_UART5_BASE + TIVA_UART_ILPR_OFFSET)
# define TIVA_UART5_IBRD (TIVA_UART5_BASE + TIVA_UART_IBRD_OFFSET)
# define TIVA_UART5_FBRD (TIVA_UART5_BASE + TIVA_UART_FBRD_OFFSET)
# define TIVA_UART5_LCRH (TIVA_UART5_BASE + TIVA_UART_LCRH_OFFSET)
# define TIVA_UART5_CTL (TIVA_UART5_BASE + TIVA_UART_CTL_OFFSET)
# define TIVA_UART5_IFLS (TIVA_UART5_BASE + TIVA_UART_IFLS_OFFSET)
# define TIVA_UART5_IM (TIVA_UART5_BASE + TIVA_UART_IM_OFFSET)
# define TIVA_UART5_RIS (TIVA_UART5_BASE + TIVA_UART_RIS_OFFSET)
# define TIVA_UART5_MIS (TIVA_UART5_BASE + TIVA_UART_MIS_OFFSET)
# define TIVA_UART5_ICR (TIVA_UART5_BASE + TIVA_UART_ICR_OFFSET)
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define TIVA_UART5_DMACTL (TIVA_UART5_BASE + TIVA_UART_DMACTL_OFFSET)
# define TIVA_UART5_9BITADDR (TIVA_UART5_BASE + TIVA_UART_9BITADDR_OFFSET)
# define TIVA_UART5_9BITAMASK (TIVA_UART5_BASE + TIVA_UART_9BITAMASK_OFFSET)
# define TIVA_UART5_PP (TIVA_UART5_BASE + TIVA_UART_PP_OFFSET)
# define TIVA_UART5_CC (TIVA_UART5_BASE + TIVA_UART_CC_OFFSET)
#endif
# define TIVA_UART5_PERIPHID4 (TIVA_UART5_BASE + TIVA_UART_PERIPHID4_OFFSET)
# define TIVA_UART5_PERIPHID5 (TIVA_UART5_BASE + TIVA_UART_PERIPHID5_OFFSET)
# define TIVA_UART5_PERIPHID6 (TIVA_UART5_BASE + TIVA_UART_PERIPHID6_OFFSET)
# define TIVA_UART5_PERIPHID7 (TIVA_UART5_BASE + TIVA_UART_PERIPHID7_OFFSET)
# define TIVA_UART5_PERIPHID0 (TIVA_UART5_BASE + TIVA_UART_PERIPHID0_OFFSET)
# define TIVA_UART5_PERIPHID1 (TIVA_UART5_BASE + TIVA_UART_PERIPHID1_OFFSET)
# define TIVA_UART5_PERIPHID2 (TIVA_UART5_BASE + TIVA_UART_PERIPHID2_OFFSET)
# define TIVA_UART5_PERIPHID3 (TIVA_UART5_BASE + TIVA_UART_PERIPHID3_OFFSET)
# define TIVA_UART5_PCELLID0 (TIVA_UART5_BASE + TIVA_UART_PCELLID0_OFFSET)
# define TIVA_UART5_PCELLID1 (TIVA_UART5_BASE + TIVA_UART_PCELLID1_OFFSET)
# define TIVA_UART5_PCELLID2 (TIVA_UART5_BASE + TIVA_UART_PCELLID2_OFFSET)
# define TIVA_UART5_PCELLID3 (TIVA_UART5_BASE + TIVA_UART_PCELLID3_OFFSET)
#endif
#if TIVA_NUARTS > 6
# define TIVA_UART6_DR (TIVA_UART6_BASE + TIVA_UART_DR_OFFSET)
# define TIVA_UART6_RSR (TIVA_UART6_BASE + TIVA_UART_RSR_OFFSET)
# define TIVA_UART6_ECR (TIVA_UART6_BASE + TIVA_UART_ECR_OFFSET)
# define TIVA_UART6_FR (TIVA_UART6_BASE + TIVA_UART_FR_OFFSET)
# define TIVA_UART6_ILPR (TIVA_UART6_BASE + TIVA_UART_ILPR_OFFSET)
# define TIVA_UART6_IBRD (TIVA_UART6_BASE + TIVA_UART_IBRD_OFFSET)
# define TIVA_UART6_FBRD (TIVA_UART6_BASE + TIVA_UART_FBRD_OFFSET)
# define TIVA_UART6_LCRH (TIVA_UART6_BASE + TIVA_UART_LCRH_OFFSET)
# define TIVA_UART6_CTL (TIVA_UART6_BASE + TIVA_UART_CTL_OFFSET)
# define TIVA_UART6_IFLS (TIVA_UART6_BASE + TIVA_UART_IFLS_OFFSET)
# define TIVA_UART6_IM (TIVA_UART6_BASE + TIVA_UART_IM_OFFSET)
# define TIVA_UART6_RIS (TIVA_UART6_BASE + TIVA_UART_RIS_OFFSET)
# define TIVA_UART6_MIS (TIVA_UART6_BASE + TIVA_UART_MIS_OFFSET)
# define TIVA_UART6_ICR (TIVA_UART6_BASE + TIVA_UART_ICR_OFFSET)
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define TIVA_UART6_DMACTL (TIVA_UART6_BASE + TIVA_UART_DMACTL_OFFSET)
# define TIVA_UART6_9BITADDR (TIVA_UART6_BASE + TIVA_UART_9BITADDR_OFFSET)
# define TIVA_UART6_9BITAMASK (TIVA_UART6_BASE + TIVA_UART_9BITAMASK_OFFSET)
# define TIVA_UART6_PP (TIVA_UART6_BASE + TIVA_UART_PP_OFFSET)
# define TIVA_UART6_CC (TIVA_UART6_BASE + TIVA_UART_CC_OFFSET)
#endif
# define TIVA_UART6_PERIPHID4 (TIVA_UART6_BASE + TIVA_UART_PERIPHID4_OFFSET)
# define TIVA_UART6_PERIPHID5 (TIVA_UART6_BASE + TIVA_UART_PERIPHID5_OFFSET)
# define TIVA_UART6_PERIPHID6 (TIVA_UART6_BASE + TIVA_UART_PERIPHID6_OFFSET)
# define TIVA_UART6_PERIPHID7 (TIVA_UART6_BASE + TIVA_UART_PERIPHID7_OFFSET)
# define TIVA_UART6_PERIPHID0 (TIVA_UART6_BASE + TIVA_UART_PERIPHID0_OFFSET)
# define TIVA_UART6_PERIPHID1 (TIVA_UART6_BASE + TIVA_UART_PERIPHID1_OFFSET)
# define TIVA_UART6_PERIPHID2 (TIVA_UART6_BASE + TIVA_UART_PERIPHID2_OFFSET)
# define TIVA_UART6_PERIPHID3 (TIVA_UART6_BASE + TIVA_UART_PERIPHID3_OFFSET)
# define TIVA_UART6_PCELLID0 (TIVA_UART6_BASE + TIVA_UART_PCELLID0_OFFSET)
# define TIVA_UART6_PCELLID1 (TIVA_UART6_BASE + TIVA_UART_PCELLID1_OFFSET)
# define TIVA_UART6_PCELLID2 (TIVA_UART6_BASE + TIVA_UART_PCELLID2_OFFSET)
# define TIVA_UART6_PCELLID3 (TIVA_UART6_BASE + TIVA_UART_PCELLID3_OFFSET)
#endif
#if TIVA_NUARTS > 7
# define TIVA_UART7_DR (TIVA_UART7_BASE + TIVA_UART_DR_OFFSET)
# define TIVA_UART7_RSR (TIVA_UART7_BASE + TIVA_UART_RSR_OFFSET)
# define TIVA_UART7_ECR (TIVA_UART7_BASE + TIVA_UART_ECR_OFFSET)
# define TIVA_UART7_FR (TIVA_UART7_BASE + TIVA_UART_FR_OFFSET)
# define TIVA_UART7_ILPR (TIVA_UART7_BASE + TIVA_UART_ILPR_OFFSET)
# define TIVA_UART7_IBRD (TIVA_UART7_BASE + TIVA_UART_IBRD_OFFSET)
# define TIVA_UART7_FBRD (TIVA_UART7_BASE + TIVA_UART_FBRD_OFFSET)
# define TIVA_UART7_LCRH (TIVA_UART7_BASE + TIVA_UART_LCRH_OFFSET)
# define TIVA_UART7_CTL (TIVA_UART7_BASE + TIVA_UART_CTL_OFFSET)
# define TIVA_UART7_IFLS (TIVA_UART7_BASE + TIVA_UART_IFLS_OFFSET)
# define TIVA_UART7_IM (TIVA_UART7_BASE + TIVA_UART_IM_OFFSET)
# define TIVA_UART7_RIS (TIVA_UART7_BASE + TIVA_UART_RIS_OFFSET)
# define TIVA_UART7_MIS (TIVA_UART7_BASE + TIVA_UART_MIS_OFFSET)
# define TIVA_UART7_ICR (TIVA_UART7_BASE + TIVA_UART_ICR_OFFSET)
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define TIVA_UART7_DMACTL (TIVA_UART7_BASE + TIVA_UART_DMACTL_OFFSET)
# define TIVA_UART7_9BITADDR (TIVA_UART7_BASE + TIVA_UART_9BITADDR_OFFSET)
# define TIVA_UART7_9BITAMASK (TIVA_UART7_BASE + TIVA_UART_9BITAMASK_OFFSET)
# define TIVA_UART7_PP (TIVA_UART7_BASE + TIVA_UART_PP_OFFSET)
# define TIVA_UART7_CC (TIVA_UART7_BASE + TIVA_UART_CC_OFFSET)
#endif
# define TIVA_UART7_PERIPHID4 (TIVA_UART7_BASE + TIVA_UART_PERIPHID4_OFFSET)
# define TIVA_UART7_PERIPHID5 (TIVA_UART7_BASE + TIVA_UART_PERIPHID5_OFFSET)
# define TIVA_UART7_PERIPHID6 (TIVA_UART7_BASE + TIVA_UART_PERIPHID6_OFFSET)
# define TIVA_UART7_PERIPHID7 (TIVA_UART7_BASE + TIVA_UART_PERIPHID7_OFFSET)
# define TIVA_UART7_PERIPHID0 (TIVA_UART7_BASE + TIVA_UART_PERIPHID0_OFFSET)
# define TIVA_UART7_PERIPHID1 (TIVA_UART7_BASE + TIVA_UART_PERIPHID1_OFFSET)
# define TIVA_UART7_PERIPHID2 (TIVA_UART7_BASE + TIVA_UART_PERIPHID2_OFFSET)
# define TIVA_UART7_PERIPHID3 (TIVA_UART7_BASE + TIVA_UART_PERIPHID3_OFFSET)
# define TIVA_UART7_PCELLID0 (TIVA_UART7_BASE + TIVA_UART_PCELLID0_OFFSET)
# define TIVA_UART7_PCELLID1 (TIVA_UART7_BASE + TIVA_UART_PCELLID1_OFFSET)
# define TIVA_UART7_PCELLID2 (TIVA_UART7_BASE + TIVA_UART_PCELLID2_OFFSET)
# define TIVA_UART7_PCELLID3 (TIVA_UART7_BASE + TIVA_UART_PCELLID3_OFFSET)
#endif
/* UART register bit settings *******************************************************/
/* UART Data (DR) */
#define UART_DR_DATA_SHIFT 0 /* Bits 7-0: Data Transmitted or Received */
#define UART_DR_DATA_MASK (0xff << UART_DR_DATA_SHIFT)
#define UART_DR_FE (1 << 8) /* Bit 8: UART Framing Error */
#define UART_DR_PE (1 << 9) /* Bit 9: UART Parity Error */
#define UART_DR_BE (1 << 10) /* Bit 10: UART Break Error */
#define UART_DR_OE (1 << 11) /* Bit 11: UART Overrun Error */
/* UART Receive Status (RSR) */
#define UART_RSR_FE (1 << 0) /* Bit 0: UART Framing Error */
#define UART_RSR_PE (1 << 1) /* Bit 1: UART Parity Error */
#define UART_RSR_BE (1 << 2) /* Bit 2: UART Break Error */
#define UART_RSR_OE (1 << 3) /* Bit 3: UART Overrun Error */
/* UART Error Clear (ECR), offset 0x004 */
/* Writing any value to this register clears pending error indications */
/* UART Flag (FR) */
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define UART_FR_CTS (1 << 0) /* Bit 0: Data Set Ready */
# define UART_FR_DSR (1 << 1) /* Bit 1: Data Set Ready */
# define UART_FR_DCD (1 << 2) /* Bit 2: Data Carrier Detect */
#endif
#define UART_FR_BUSY (1 << 3) /* Bit 3: UART Busy */
#define UART_FR_RXFE (1 << 4) /* Bit 4: UART Receive FIFO Empty */
#define UART_FR_TXFF (1 << 5) /* Bit 5: UART Transmit FIFO Full */
#define UART_FR_RXFF (1 << 6) /* Bit 6: UART Receive FIFO Full */
#define UART_FR_TXFE (1 << 7) /* Bit 7: UART Transmit FIFO Empty */
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define UART_FR_RI (1 << 8) /* Bit 8: Ring Indicator */
#endif
/* UART IrDA Low-Power Register (ILPR) */
#define UART_ILPR_DVSR_MASK (0xff) /* Bits 7-0: IrDA Low-Power Divisor */
/* UART Integer Baud-Rate Divisor (IBRD) */
#define UART_IBRD_DIVINT_MASK (0xffff) /* Bits 15-0: Integer Baud-Rate Divisor */
/* UART Fractional Baud-Rate Divisor (UARTFBRD) */
#define UART_FBRD_DIVFRAC_MASK (0x3f) /* Bits 5-0: Fractional Baud-Rate Divisor */
/* Register 7: UART Line Control (LCRH) */
#define UART_LCRH_BRK (1 << 0) /* Bit 0: UART Send Break */
#define UART_LCRH_PEN (1 << 1) /* Bit 1: UART Parity Enable */
#define UART_LCRH_EPS (1 << 2) /* Bit 2: UART Even Parity Select */
#define UART_LCRH_STP2 (1 << 3) /* Bit 3: UART Two Stop Bits Select */
#define UART_LCRH_FEN (1 << 4) /* Bit 4: UART Enable FIFOs */
#define UART_LCRH_WLEN_SHIFT 5 /* Bits 6-5: UART Word Length */
#define UART_LCRH_WLEN_MASK (3 << UART_LCRH_WLEN_SHIFT)
# define UART_LCRH_WLEN_5BITS (0 << UART_LCRH_WLEN_SHIFT) /* 5-bits (reset) */
# define UART_LCRH_WLEN_6BITS (1 << UART_LCRH_WLEN_SHIFT) /* 6-bits */
# define UART_LCRH_WLEN_7BITS (2 << UART_LCRH_WLEN_SHIFT) /* 7-bits */
# define UART_LCRH_WLEN_8BITS (3 << UART_LCRH_WLEN_SHIFT) /* 8-bits */
#define UART_LCRH_SPS (1 << 7) /* Bit 7: UART Stick Parity Select */
/* UART Control (CTL) */
#define UART_CTL_UARTEN (1 << 0) /* Bit 0: UART Enable */
#define UART_CTL_SIREN (1 << 1) /* Bit 1: UART SIR Enable */
#define UART_CTL_SIRLP (1 << 2) /* Bit 2: UART SIR Low Power Mode */
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define UART_CTL_SMART (1 << 3) /* Bit 3: ISO 7816 Smart Card Support */
# define UART_CTL_EOT (1 << 4) /* Bit 4: End of Transmission */
# define UART_CTL_HSE (1 << 5) /* Bit 5: High-Speed Enable */
#endif
#define UART_CTL_LBE (1 << 7) /* Bit 7: UART Loop Back Enable */
#define UART_CTL_TXE (1 << 8) /* Bit 8: UART Transmit Enable */
#define UART_CTL_RXE (1 << 9) /* Bit 9: UART Receive Enable */
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define UART_CTL_DTR (1 << 10) /* Bit 10: Data Terminal Ready */
# define UART_CTL_RTS (1 << 11) /* Bit 11: Request to Send */
# define UART_CTL_RTSEN (1 << 14) /* Bit 14: Enable Request to Send */
# define UART_CTL_CTSEN (1 << 15) /* Bit 15: Enable Clear To Send */
#endif
/* UART Interrupt FIFO Level Select (IFLS) */
#define UART_IFLS_TXIFLSEL_SHIFT 0 /* Bits 2-0: UART Transmit Interrupt FIFO Level Select */
#define UART_IFLS_TXIFLSEL_MASK (7 << UART_IFLS_TXIFLSEL_SHIFT)
# define UART_IFLS_TXIFLSEL_18th (0 << UART_IFLS_TXIFLSEL_SHIFT) /* 1/8th full */
# define UART_IFLS_TXIFLSEL_14th (1 << UART_IFLS_TXIFLSEL_SHIFT) /* 1/4th full */
# define UART_IFLS_TXIFLSEL_half (2 << UART_IFLS_TXIFLSEL_SHIFT) /* half full */
# define UART_IFLS_TXIFLSEL_34th (3 << UART_IFLS_TXIFLSEL_SHIFT) /* 3/4th full */
# define UART_IFLS_TXIFLSEL_78th (4 << UART_IFLS_TXIFLSEL_SHIFT) /* 7/8th full */
#define UART_IFLS_RXIFLSEL_SHIFT 3 /* Bits 5-3: UART Receive Interrupt FIFO Level Select */
#define UART_IFLS_RXIFLSEL_MASK (7 << UART_IFLS_RXIFLSEL_SHIFT)
# define UART_IFLS_RXIFLSEL_18th (0 << UART_IFLS_RXIFLSEL_SHIFT) /* 1/8th full */
# define UART_IFLS_RXIFLSEL_14th (1 << UART_IFLS_RXIFLSEL_SHIFT) /* 1/4th full */
# define UART_IFLS_RXIFLSEL_half (2 << UART_IFLS_RXIFLSEL_SHIFT) /* half full */
# define UART_IFLS_RXIFLSEL_34th (3 << UART_IFLS_RXIFLSEL_SHIFT) /* 3/4th full */
# define UART_IFLS_RXIFLSEL_78th (4 << UART_IFLS_RXIFLSEL_SHIFT) /* 7/8th full */
/* UART Interrupt Mask (IM) */
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define UART_IM_RIIM (1 << 0) /* Bit 0: UART Ring Indicator Modem Interrupt Mask */
# define UART_IM_CTSIM (1 << 1) /* Bit 1: UART Clear to Send Modem Interrupt Mask */
# define UART_IM_DCDIM (1 << 2) /* Bit 2: UART Data Carrier Detect Modem Interrupt Mask */
# define UART_IM_DSRIM (1 << 3) /* Bit 3: UART Data Set Ready Modem Interrupt Mask */
#endif
#define UART_IM_RXIM (1 << 4) /* Bit 4: UART Receive Interrupt Mask */
#define UART_IM_TXIM (1 << 5) /* Bit 5: UART Transmit Interrupt Mask */
#define UART_IM_RTIM (1 << 6) /* Bit 6: UART Receive Time-Out Interrupt Mask */
#define UART_IM_FEIM (1 << 7) /* Bit 7: UART Framing Error Interrupt Mask */
#define UART_IM_PEIM (1 << 8) /* Bit 8: UART Parity Error Interrupt Mask */
#define UART_IM_BEIM (1 << 9) /* Bit 9: UART Break Error Interrupt Mask */
#define UART_IM_OEIM (1 << 10) /* Bit 10: UART Overrun Error Interrupt Mask */
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define UART_IM_EOTIM (1 << 11) /* Bit 11: End of Transmission Interrupt Mask */
# define UART_IM_9BITIM (1 << 12) /* Bit 12: 9-Bit Mode Interrupt Mask */
# define UART_IM_DMARXIM (1 << 16) /* Bit 16: Receive DMA Interrupt Mask */
# define UART_IM_DMATXIM (1 << 17) /* Bit 17: Transmit DMA Interrupt Mask */
#endif
/* UART Raw Interrupt Status (RIS) */
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define UART_RIS_RIIS (1 << 0) /* Bit 0: UART Ring Indicator Modem Raw Interrupt Status */
# define UART_RIS_CTSIS (1 << 1) /* Bit 1: UART Clear to Send Modem Raw Interrupt Status */
# define UART_RIS_DCDIS (1 << 2) /* Bit 2: UART Data Carrier Detect Modem Raw Interrupt Status */
# define UART_RIS_DSRIS (1 << 3) /* Bit 3: UART Data Set Ready Modem Raw Interrupt Status */
#endif
#define UART_RIS_RXRIS (1 << 4) /* Bit 4: UART Receive Raw Interrupt Status */
#define UART_RIS_TXRIS (1 << 5) /* Bit 5: UART Transmit Raw Interrupt Status */
#define UART_RIS_RTRIS (1 << 6) /* Bit 6: UART Receive Time-Out Raw Interrupt Status */
#define UART_RIS_FERIS (1 << 7) /* Bit 7: UART Framing Error Raw Interrupt Status */
#define UART_RIS_PERIS (1 << 8) /* Bit 8: UART Parity Error Raw Interrupt Status */
#define UART_RIS_BERIS (1 << 9) /* Bit 9: UART Break Error Raw Interrupt Status */
#define UART_RIS_OERIS (1 << 10) /* Bit 10: UART Overrun Error Raw Interrupt Status */
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define UART_RIS_EOTIS (1 << 11) /* Bit 11: End of Transmission Raw Interrupt Status */
# define UART_RIS_9BITIS (1 << 12) /* Bit 12: 9-Bit Mode Raw Interrupt Status */
# define UART_RIS_DMARXIS (1 << 16) /* Bit 16: Receive DMA Raw Interrupt Status */
# define UART_RIS_DMATXIS (1 << 17) /* Bit 17: Transmit DMA Raw Interrupt Status */
#endif
/* UART Masked Interrupt Status (MIS) */
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define UART_MIS_RIIS (1 << 0) /* Bit 0: UART Ring Indicator Modem Masked Interrupt Status */
# define UART_MIS_CTSIS (1 << 1) /* Bit 1: UART Clear to Send Modem Masked Interrupt Status */
# define UART_MIS_DCDIS (1 << 2) /* Bit 2: UART Data Carrier Detect Modem Masked Interrupt Status */
# define UART_MIS_DSRIS (1 << 3) /* Bit 3: UART Data Set Ready Modem Masked Interrupt Status */
#endif
#define UART_MIS_RXMIS (1 << 4) /* Bit 4: UART Receive Masked Interrupt Status */
#define UART_MIS_TXMIS (1 << 5) /* Bit 5: UART Transmit Masked Interrupt Status */
#define UART_MIS_RTMIS (1 << 6) /* Bit 6: UART Receive Time-Out Masked Interrupt Status */
#define UART_MIS_FEMIS (1 << 7) /* Bit 7: UART Framing Error Masked Interrupt Status */
#define UART_MIS_PEMIS (1 << 8) /* Bit 8: UART Parity Error Masked Interrupt Status */
#define UART_MIS_BEMIS (1 << 9) /* Bit 9: UART Break Error Masked Interrupt Status */
#define UART_MIS_OEMIS (1 << 10) /* Bit 10: UART Overrun Error Masked Interrupt Status */
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define UART_MIS_EOTIS (1 << 11) /* Bit 11: End of Transmission Masked Interrupt Status */
# define UART_MIS_9BITIS (1 << 12) /* Bit 12: 9-Bit Mode Masked Interrupt Status */
# define UART_MIS_DMARXIS (1 << 16) /* Bit 16: Receive DMA Masked Interrupt Status */
# define UART_MIS_DMATXIS (1 << 17) /* Bit 17: Transmit DMA Masked Interrupt Status */
#endif
/* UART Interrupt Clear (ICR) */
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define UART_ICR_RIIC (1 << 0) /* Bit 0: UART Ring Indicator Modem Interrupt Clear */
# define UART_ICR_CTSIC (1 << 1) /* Bit 1: UART Clear to Send Modem Interrupt Clear */
# define UART_ICR_DCDIC (1 << 2) /* Bit 2: UART Data Carrier Detect Modem Interrupt Clear */
# define UART_ICR_DSRIC (1 << 3) /* Bit 3: UART Data Set Ready Modem Interrupt Clear */
#endif
#define UART_ICR_RXIC (1 << 4) /* Bit 4: Receive Interrupt Clear */
#define UART_ICR_TXIC (1 << 5) /* Bit 5: Transmit Interrupt Clear */
#define UART_ICR_RTIC (1 << 6) /* Bit 6: Receive Time-Out Interrupt Clear */
#define UART_ICR_FEIC (1 << 7) /* Bit 7: Framing Error Interrupt Clear */
#define UART_ICR_PEIC (1 << 8) /* Bit 8: Parity Error Interrupt Clear */
#define UART_ICR_BEIC (1 << 9) /* Bit 9: Break Error Interrupt Clear */
#define UART_ICR_OEIC (1 << 10) /* Bit 10: Overrun Error Interrupt Clear */
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define UART_ICR_EOTIC (1 << 11) /* Bit 11: End of Transmission Interrupt Clear */
# define UART_ICR_9BITIC (1 << 12) /* Bit 12: 9-Bit Mode Interrupt Clear */
# define UART_ICR_DMARXIC (1 << 16) /* Bit 16: Receive DMA Interrupt Clear */
# define UART_ICR_DMATXIC (1 << 17) /* Bit 17: Transmit DMA Interrupt Clear */
#endif
/* UART DMA Control (DMACTL) */
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define UART_DMACTL_RXDMAE (1 << 0) /* Bit 0: Receive DMA Enable */
# define UART_DMACTL_TXDMAE (1 << 1) /* Bit 1: Transmit DMA Enable */
# define UART_DMACTL_DMAERR (1 << 2) /* Bit 2: DMA on Error */
#endif
/* UART 9-Bit Self Address (9BITADDR) */
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define UART_9BITADDR_ADDR_SHIFT (0) /* Bits 0-7: Self Address for 9-Bit Mode */
# define UART_9BITADDR_ADDR_MASK (0xff << UART_9BITADDR_ADDR_SHIFT)
# define UART_9BITADDR_ADDR(n) ((uint32_t)(n) << UART_9BITADDR_ADDR_SHIFT)
# define UART_9BITADDR_9BITEN (1 << 15) /* Bit 15: Enable 9-Bit Mode */
#endif
/* UART 9-Bit Self Address Mask (9BITAMASK) */
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define UART_9BITAMASK_MASK_SHIFT (0) /* Bits 0-7: Self Address Mask for 9-Bit Mode */
# define UART_9BITAMASK_MASK_MASK (0xff << UART_9BITAMASK_MASK_SHIFT)
#endif
/* UART Peripheral Properties (PP) */
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define UART_PP_SC (1 << 0) /* Bit 0: Smart Card Support */
# define UART_PP_NB (1 << 1) /* Bit 1: 9-Bit Support */
# define UART_PP_MS (1 << 2) /* Bit 2: Modem Support */
# define UART_PP_MSE (1 << 3) /* Bit 3: Modem Support Extended */
#endif
/* UART Clock Configuration (CC) */
#if defined(CONFIG_ARCH_CHIP_TM4C129)
# define UART_CC_CS_SHIFT (0) /* Bit 0-3: UART Baud Clock Source */
# define UART_CC_CS_MASK (15 << UART_CC_CS_SHIFT)
# define UART_CC_CS_SYSCLK (0 << UART_CC_CS_SHIFT) /* System clock in RSCLKCFG */
# define UART_CC_CS_ALTSRC (5 << UART_CC_CS_SHIFT) /* Alternate source in ALTCLKCFG */
#endif
/* UART Peripheral Identification 4 (PERIPHID4) */
#define UART_PERIPHID4_MASK (0xff) /* UART Peripheral ID Register[7:0] */
/* UART Peripheral Identification 5 (UARTPERIPHID5 */
#define UART_PERIPHID5_MASK (0xff) /* UART Peripheral ID Register[15:8] */
/* UART Peripheral Identification 6 (UARTPERIPHID6) */
#define UART_PERIPHID6_MASK (0xff) /* UART Peripheral ID Register[23:16] */
/* UART Peripheral Identification 7 (UARTPERIPHID7) */
#define UART_PERIPHID7_MASK (0xff) /* UART Peripheral ID Register[31:24] */
/* UART Peripheral Identification 0 (UARTPERIPHID0) */
#define UART_PERIPHID0_MASK (0xff) /* UART Peripheral ID Register[7:0] */
/* UART Peripheral Identification 1 (UARTPERIPHID1) */
#define UART_PERIPHID1_MASK (0xff) /* UART Peripheral ID Register[15:8] */
/* UART Peripheral Identification 2 (UARTPERIPHID2) */
#define UART_PERIPHID2_MASK (0xff) /* UART Peripheral ID Register[23:16] */
/* UART Peripheral Identification 3 (UARTPERIPHID3) */
#define UART_PERIPHID3_MASK (0xff) /* UART Peripheral ID Register[31:24] */
/* UART PrimeCell Identification 0 (CELLID0) */
#define UART_CELLID0_MASK (0xff) /* UART PrimeCell ID Register[7:0] */
/* UART PrimeCell Identification 1 (UARTPCELLID1) */
#define UART_CELLID1_MASK (0xff) /* UART PrimeCell ID Register[15:8] */
/* UART PrimeCell Identification 2 (UARTPCELLID2) */
#define UART_CELLID02MASK (0xff) /* UART PrimeCell ID Register[23:16] */
/* UART PrimeCell Identification 3 (UARTPCELLID3) */
#define UART_CELLID3_MASK (0xff) /* UART PrimeCell ID Register[31:24] */
/************************************************************************************
* Public Types
************************************************************************************/
/************************************************************************************
* Public Data
************************************************************************************/
/************************************************************************************
* Public Functions
************************************************************************************/
#endif /* __ARCH_ARM_SRC_TIVA_CHIP_TIVA_UART_H */
|
