| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
| |
Still missing bit field definitions
|
|
|
|
| |
problem for higher numbered IRQs on many platforms
|
|
|
|
| |
EXPERIMENTAL)
|
|
|
|
| |
to clear the pending PHY interrupt
|
| |
|
| |
|
| |
|
| |
|
|
|
|
| |
logic. Can not ping the DK
|
| |
|
|
|
|
| |
really should preced LF in CR-LF expansion
|
| |
|
| |
|
| |
|
|
|
|
| |
peripheral is ready
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
|
|
|
|
|
| |
Some boards do not have the external 32khz oscillator installed, for those boards we must fallback to the crummy to the crummy internal RC clock. Turn on by defining CONFIG_RTC_LSICLOCK.
From Kevin Hester <kevinh@geeksville.com> via Lorenz Meier.
|
| |
|
| |
|
|
|
|
| |
FLASH registers
|
| |
|
| |
|
| |
|
|
|
|
| |
files
|
| |
|
|
|
|
| |
done at the interrupt level
|
| |
|
|
|
|
| |
basically just the STM32 Ethernet driver with modifications for a clean compilation in the Tiva environment
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
|
|
|
| |
incomplete
|
| |
|
|
|
|
|
|
| |
formattings.
Signed-off-by: Marco Krahl <ocram.lhark@gmail.com>
|
|
|
|
| |
Signed-off-by: Marco Krahl <ocram.lhark@gmail.com>
|
|
|
|
|
|
| |
that requires double layer support, when configured for single layer only.
Signed-off-by: Marco Krahl <ocram.lhark@gmail.com>
|
| |
|
|
|
|
| |
single SSI enabled was SSI0
|
|
|
|
| |
only one SSI modules is enabled
|
| |
|