Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Tiva Timer: Add register level debug support | Gregory Nutt | 2015-01-08 | 2 | -56/+249 |
| | |||||
* | Tiva Timer: Add basic framework to configure timers. Incomplete on initial ↵ | Gregory Nutt | 2015-01-08 | 7 | -55/+1036 |
| | | | | commit | ||||
* | Tiva Timer: SYNC regiser is only available on GPTM0 | Gregory Nutt | 2015-01-08 | 1 | -39/+4 |
| | |||||
* | Tiva Timer: Update timer register bit definitions for the LM4F | Gregory Nutt | 2015-01-08 | 1 | -49/+49 |
| | |||||
* | Tiva Timer: Extend timer register definitions to handle other chips | Gregory Nutt | 2015-01-08 | 1 | -224/+289 |
| | |||||
* | MMCSD SDIO: Add support for a new SDWAIT_WRCOMPLETE condition. The ↵ | Gregory Nutt | 2015-01-08 | 1 | -15/+93 |
| | | | | | | | | | | previous logic used a busy-wait loop to pool the card R1 start to determine when the card was ready for the next transfer. That busy-wait can be quite long -- hundreds of milliseconds. And alternative is to look the the SD D0 pin which will change state when the card is no longer busy. This logic implements a change the avoids the busy-wait poll by reconfiguring the SD D0 pin as a GPIO interrupt, then waiting for the card to becom ready without taking up CPU cycles. This change is conditioned on CONFIG_MMCSD_SDIOWATI_WRCOMPLETE and is currenlty only implemented for the STM32 SDIO driver. From David Sidrane | ||||
* | Tiva Timer: Missed one register bit field definition | Gregory Nutt | 2015-01-07 | 1 | -1/+1 |
| | |||||
* | TM4C129X Timer: Completes timer register definition header file | Gregory Nutt | 2015-01-07 | 1 | -46/+286 |
| | |||||
* | TM4C129X Timer: Add some missing addresses and some of the register bit ↵ | Gregory Nutt | 2015-01-07 | 1 | -258/+386 |
| | | | | definitions. Still incomplete | ||||
* | TM4C129X Timer: Update addresses in the timer register definitions file. ↵ | Gregory Nutt | 2015-01-07 | 2 | -81/+536 |
| | | | | Still missing bit field definitions | ||||
* | Tiva IRQs: Fix IRQ control logic; was limited to only 64 IRQs. That is a ↵ | Gregory Nutt | 2015-01-06 | 1 | -2/+67 |
| | | | | problem for higher numbered IRQs on many platforms | ||||
* | Tiva I2C: For TM4C, high speed mode is now configurable (but disabled as ↵ | Gregory Nutt | 2015-01-06 | 3 | -4/+24 |
| | | | | EXPERIMENTAL) | ||||
* | Tiva PHY Interrupts: Need to read the PHY interrupt status register in order ↵ | Gregory Nutt | 2015-01-05 | 1 | -25/+40 |
| | | | | to clear the pending PHY interrupt | ||||
* | Tiva: Fixes to support building Tiva TM4C129X I2C driver | Gregory Nutt | 2015-01-05 | 2 | -44/+44 |
| | |||||
* | Tiva: Update I2C register definitions to include support for the TM4C129X | Gregory Nutt | 2015-01-05 | 1 | -112/+301 |
| | |||||
* | Tiva Ethernet: Add support for PHY interrupts | Gregory Nutt | 2015-01-03 | 2 | -22/+222 |
| | |||||
* | Tiva Ethernet: Configure external PHY interrupt pin | Gregory Nutt | 2015-01-03 | 1 | -0/+4 |
| | |||||
* | Tiva Ethernet: Removed logic that holds the PHY and re-ordered some reset ↵ | Gregory Nutt | 2015-01-03 | 1 | -74/+26 |
| | | | | logic. Can not ping the DK | ||||
* | Tive Ethernet: Wait for EMAC to come out of reset before accessing any registers | Gregory Nutt | 2015-01-03 | 1 | -58/+61 |
| | |||||
* | Tiva serial: Add volatile to fix a wait loop that was not waiting; CR ↵ | Gregory Nutt | 2015-01-02 | 1 | -3/+4 |
| | | | | really should preced LF in CR-LF expansion | ||||
* | Cosmetic changes | Gregory Nutt | 2015-01-02 | 1 | -1/+1 |
| | |||||
* | Tiva: Fix typos in conditional compilation | Gregory Nutt | 2015-01-02 | 1 | -6/+5 |
| | |||||
* | Tiva Ethernet: Add lots of debug output for testing | Gregory Nutt | 2015-01-02 | 1 | -5/+23 |
| | |||||
* | Tiva: If peripheral ready register not available, then lets say the ↵ | Gregory Nutt | 2015-01-02 | 1 | -24/+24 |
| | | | | peripheral is ready | ||||
* | Tiva: Wait for the console UART to be ready before configuring it | Gregory Nutt | 2015-01-02 | 1 | -3/+16 |
| | |||||
* | Tiva Ethernet: Fix compile problem when debug enabled | Gregory Nutt | 2015-01-02 | 1 | -1/+1 |
| | |||||
* | Tiva GPIO: Fix a compiler error when debug is enabled with TM4C129X | Gregory Nutt | 2015-01-02 | 1 | -7/+21 |
| | |||||
* | Tiva Ethernet: MMC interrupts need to be disable initially | Gregory Nutt | 2015-01-02 | 1 | -5/+12 |
| | |||||
* | Tiva Ethernet: Update DMA BUSMODE settings based on TI example code | Gregory Nutt | 2015-01-02 | 1 | -42/+101 |
| | |||||
* | Tiva Ethernet: Update PHY initialization | Gregory Nutt | 2015-01-02 | 2 | -191/+101 |
| | |||||
* | STM32 RTC: Add Kconfig options needed with the preceding commit | Gregory Nutt | 2015-01-02 | 1 | -0/+22 |
| | |||||
* | stm32-rtc: Add support for the internal low speed clock (LSI) | Gregory Nutt | 2015-01-02 | 5 | -15/+84 |
| | | | | | | Some boards do not have the external 32khz oscillator installed, for those boards we must fallback to the crummy to the crummy internal RC clock. Turn on by defining CONFIG_RTC_LSICLOCK. From Kevin Hester <kevinh@geeksville.com> via Lorenz Meier. | ||||
* | Cosmetic update to some comments | Gregory Nutt | 2015-01-02 | 2 | -1/+6 |
| | |||||
* | Cosmetic change to file formatting | Gregory Nutt | 2015-01-01 | 1 | -2/+2 |
| | |||||
* | TM4C129X Ethernet: Add logic to get pre-programmed MAC address from user ↵ | Gregory Nutt | 2015-01-01 | 4 | -9/+34 |
| | | | | FLASH registers | ||||
* | Tiva FLASH: Add FLASH register definitions for the TM4C129 family | Gregory Nutt | 2015-01-01 | 4 | -126/+574 |
| | |||||
* | Tiva PHY: Hard code some properties of the internal PHY | Gregory Nutt | 2015-01-01 | 3 | -10/+44 |
| | |||||
* | Tiva Ethernet: Update Ethernet intializaiton logic. Still things to be done | Gregory Nutt | 2015-01-01 | 1 | -42/+293 |
| | |||||
* | Tiva: Add peripheral ready header file; fix typos in clock/pwr enable header ↵ | Gregory Nutt | 2015-01-01 | 3 | -5/+314 |
| | | | | files | ||||
* | Ethernet skeleton: Add some more example logic | Gregory Nutt | 2014-12-31 | 1 | -6/+2 |
| | |||||
* | Tiva Ethernet: Integrate use of workqueue so the network processing is not ↵ | Gregory Nutt | 2014-12-31 | 1 | -39/+314 |
| | | | | done at the interrupt level | ||||
* | Tiva Ethernet: Add basic clock/power controls for Ethernet and internal PHY | Gregory Nutt | 2014-12-31 | 2 | -22/+42 |
| | |||||
* | Tiva Ethernet: First cut at TM4C129X Ethernet driver. Initial commit is ↵ | Gregory Nutt | 2014-12-31 | 4 | -6/+3646 |
| | | | | basically just the STM32 Ethernet driver with modifications for a clean compilation in the Tiva environment | ||||
* | Tiva Ethernet: Minor naming update for compatibility | Gregory Nutt | 2014-12-31 | 1 | -51/+44 |
| | |||||
* | Tiva Ethernet: Add DMA descriptor definitions | Gregory Nutt | 2014-12-31 | 1 | -2/+186 |
| | |||||
* | Mostly cosmetic | Gregory Nutt | 2014-12-30 | 1 | -18/+22 |
| | |||||
* | Tiva Ethernet: Completes TM4C129X Ethernet register definition header file | Gregory Nutt | 2014-12-30 | 1 | -86/+514 |
| | |||||
* | Don't error out if no ethernet definitions available | Gregory Nutt | 2014-12-30 | 1 | -2/+0 |
| | |||||
* | Tiva Ethernet: More progress with register bit definitions | Gregory Nutt | 2014-12-30 | 1 | -62/+255 |
| | |||||
* | Tiva Ethernet: More progress with register bit definitions | Gregory Nutt | 2014-12-30 | 1 | -11/+152 |
| |