1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
|
#
# For a description of the syntax of this configuration file,
# see misc/tools/kconfig-language.txt.
#
if ARCH_CHIP_SAMA5
comment "SAMA5 Configuration Options"
# Chip Capabilities
config SAMA5_HAVE_UART0
bool
default n
config SAMA5_HAVE_UART1
bool
default n
config SAMA5_HAVE_CAN0
bool
default n
config SAMA5_HAVE_CAN1
bool
default n
config SAMA5_HAVE_LCDC
bool
default n
config SAMA5_HAVE_GMAC
bool
default n
config SAMA5_HAVE_EMAC
bool
default n
config SAMA5_HAVE_HSMCI2
bool
default n
config SAMA5_HAVE_TC1
bool
default n
choice
prompt "Atmel AT91SAMA5 Chip Selection"
default ARCH_CHIP_ATSAMA5D33
config ARCH_CHIP_ATSAMA5D31
bool "Atmel ATSAMA5D31"
select ARCH_CHIP_SAMA5D3
select SAMA5_HAVE_EMAC
select SAMA5_HAVE_HSMCI2
select SAMA5_HAVE_LCDC
select SAMA5_HAVE_UART0
select SAMA5_HAVE_UART1
select ARCH_NAND_HWECC
config ARCH_CHIP_ATSAMA5D33
bool "Atmel ATSAMA5D33"
select ARCH_CHIP_SAMA5D3
select SAMA5_HAVE_GMAC
select SAMA5_HAVE_LCDC
select ARCH_NAND_HWECC
config ARCH_CHIP_ATSAMA5D34
bool "Atmel ATSAMA5D34"
select ARCH_CHIP_SAMA5D3
select SAMA5_HAVE_GMAC
select SAMA5_HAVE_HSMCI2
select SAMA5_HAVE_LCDC
select SAMA5_HAVE_CAN0
select SAMA5_HAVE_CAN1
select ARCH_NAND_HWECC
config ARCH_CHIP_ATSAMA5D35
bool "Atmel ATSAMA5D35"
select ARCH_CHIP_SAMA5D3
select SAMA5_HAVE_EMAC
select SAMA5_HAVE_GMAC
select SAMA5_HAVE_HSMCI2
select SAMA5_HAVE_UART0
select SAMA5_HAVE_UART1
select SAMA5_HAVE_CAN0
select SAMA5_HAVE_CAN1
select SAMA5_HAVE_TC1
select ARCH_NAND_HWECC
endchoice # Atmel AT91SAMA5 Chip Selection
menu "SAMA5 Peripheral Support"
config SAMA5_DBGU
bool "Debug Unit Interrupt (DBGU)"
default n
config SAMA5_PIT
bool "Periodic Interval Timer Interrupt (PIT)"
default n
config SAMA5_WDT
bool "Watchdog timer Interrupt (WDT)"
default n
select WATCHDOG
config SAMA5_RTC
bool "Real time clock calendar (RTC)"
default n
select RTC
select RTC_DATETIME
config SAMA5_HSMC
bool "Static Memory Controller (HSMC)"
default n
config SAMA5_SMD
bool "SMD Soft Modem (SMD)"
default n
config SAMA5_UART0
bool "UART 0"
default y
depends on SAMA5_HAVE_UART0
select ARCH_HAVE_UART0
config SAMA5_UART1
bool "UART 1"
default n
depends on SAMA5_HAVE_UART1
select ARCH_HAVE_UART1
config SAMA5_USART0
bool "USART 0"
default n
select ARCH_HAVE_USART0
config SAMA5_USART1
bool "USART 1"
default n
select ARCH_HAVE_USART1
config SAMA5_USART2
bool "USART 2"
default n
select ARCH_HAVE_USART2
config SAMA5_USART3
bool "USART 3"
default n
select ARCH_HAVE_USART3
config SAMA5_TWI0
bool "Two-Wire Interface 0 (TWI0)"
default n
config SAMA5_TWI1
bool "Two-Wire Interface 1 (TWI1)"
default n
config SAMA5_TWI2
bool "Two-Wire Interface 2 (TWI2)"
default n
config SAMA5_HSMCI0
bool "High Speed Multimedia Card Interface 0 (HSMCI0)"
default n
select ARCH_HAVE_SDIO
config SAMA5_HSMCI1
bool "High Speed Multimedia Card Interface 1 (HSMCI1)"
default n
select ARCH_HAVE_SDIO
config SAMA5_HSMCI2
bool "High Speed Multimedia Card Interface 2 (HSMCI2)"
default n
depends on SAMA5_HAVE_HSMCI2
select ARCH_HAVE_SDIO
config SAMA5_SPI0
bool "Serial Peripheral Interface 0 (SPI0)"
default n
config SAMA5_SPI1
bool "Serial Peripheral Interface 1 (SPI1)"
default n
config SAMA5_TC0
bool "Timer Counter 0 (ch. 0, 1, 2) (TC0)"
default n
config SAMA5_TC1
bool "Timer Counter 1 (ch. 3, 4, 5) (TC1)"
depends on SAMA5_HAVE_TC1
default n
config SAMA5_PWM
bool "Pulse Width Modulation Controller (PWM)"
default n
select PWM
config SAMA5_ADC
bool "Touch Screen ADC Controller (ADC)"
default n
select ANALOG
select ADC
config SAMA5_DMAC0
bool "DMA Controller 0 (DMAC0)"
default n
select ARCH_DMA
config SAMA5_DMAC1
bool "DMA Controller 1 (DMAC1)"
default n
select ARCH_DMA
config SAMA5_UHPHS
bool "USB Host High Speed (UHPHS)"
default n
config SAMA5_UDPHS
bool "USB Device High Speed (UDPHS)"
default n
depends on SAMA5_HAVE_GMAC
config SAMA5_GMAC
bool "Gigabit Ethernet MAC (GMAC)"
default n
depends on SAMA5_HAVE_GMAC
select NETDEVICES
select ARCH_HAVE_PHY
config SAMA5_EMAC
bool "10/100MBps Ethernet MAC (EMAC)"
default n
depends on SAMA5_HAVE_EMAC
select NETDEVICES
select ARCH_HAVE_PHY
config SAMA5_LCDC
bool "LCD Controller (LCDC)"
default n
depends on SAMA5_HAVE_LCDC
config SAMA5_ISI
bool "Image Sensor Interface (ISI)"
default n
config SAMA5_SSC0
bool "Synchronous Serial Controller 0 (SSC0)"
default n
select I2S
depends on SAMA5_DMAC0
config SAMA5_SSC1
bool "Synchronous Serial Controller 1 (SSC1)"
default n
select I2S
depends on SAMA5_DMAC1
config SAMA5_CAN0
bool "CAN controller 0 (CAN0)"
default n
select CAN
config SAMA5_CAN1
bool "CAN controller 1 (CAN1)"
default n
select CAN
config SAMA5_SHA
bool "Secure Hash Algorithm (SHA)"
default n
config SAMA5_AES
bool "Advanced Encryption Standard (AES)"
default n
config SAMA5_TDES
bool "Triple Data Encryption Standard (TDES)"
default n
config SAMA5_TRNG
bool "True Random Number Generator (TRNG)"
default n
select DEV_RANDOM
config SAMA5_ARM
bool "Performance Monitor Unit (ARM)"
default n
config SAMA5_FUSE
bool "Fuse Controller (FUSE)"
default n
config SAMA5_MPDDRC
bool "MPDDR controller (MPDDRC)"
default n
endmenu # SAMA5 Peripheral Support
config SAMA5_PIO_IRQ
bool "PIO pin interrupts"
---help---
Enable support for interrupting PIO pins
if SAMA5_PIO_IRQ
config SAMA5_PIOA_IRQ
bool "PIOA interrupts"
default n
config SAMA5_PIOB_IRQ
bool "PIOB interrupts"
default n
config SAMA5_PIOC_IRQ
bool "PIOC interrupts"
default n
config SAMA5_PIOD_IRQ
bool "PIOD interrupts"
default n
config SAMA5_PIOE_IRQ
bool "PIOE interrupts"
default n
endif # PIO_IRQ
if SAMA5_LCDC
menu "LCDC Configuration"
config SAMA5_LCDC_BACKLIGHT
bool "Backlight support"
default y
config SAMA5_LCDC_DEFBACKLIGHT
hex "Default backlight level"
default 0xf0
config SAMA5_LCDC_BACKCOLOR
hex "Background color"
default 0x0
config SAMA5_LCDC_FB_VBASE
hex "Framebuffer memory start address (virtual)"
---help---
If you are using the the LCDC, then you must provide the virtual
address of the start of the framebuffer. This address must be
aligned to a 1MB bounder (i.e., the last five "digits" of the
hexadecimal address must be zero).
config SAMA5_LCDC_FB_PBASE
hex "Framebuffer memory start address (virtual)"
---help---
If you are using the the LCDC, then you must provide the physical
address of the start of the framebuffer. This address must be
aligned to a 1MB bounder (i.e., the last five "digits" of the
hexadecimal address must be zero).
config SAMA5_LCDC_FB_SIZE
int "Framebuffer memory size (bytes)"
default 0
comment "Base layer configuration"
choice
prompt "Base layer rotation"
default SAMA5_LCDC_BASE_ROT0
config SAMA5_LCDC_BASE_ROT0
bool "No rotation"
config SAMA5_LCDC_BASE_ROT90
bool "90 degrees"
config SAMA5_LCDC_BASE_ROT180
bool "180 degrees"
config SAMA5_LCDC_BASE_ROT270
bool "270 degrees"
endchoice # Base layer rotation
choice
prompt "Base layer color format"
default SAMA5_LCDC_BASE_RGB565
config SAMA5_LCDC_BASE_RGB444
bool "12 bpp RGB 444"
config SAMA5_LCDC_BASE_ARGB4444
bool "16 bpp ARGB 4444"
config SAMA5_LCDC_BASE_RGBA4444
bool "16 bpp RGBA 4444"
config SAMA5_LCDC_BASE_RGB565
bool "16 bpp RGB 565"
config SAMA5_LCDC_BASE_TRGB1555
bool "16 bpp TRGB 1555"
config SAMA5_LCDC_BASE_RGB666
bool "18 bpp RGB 666"
config SAMA5_LCDC_BASE_RGB666P
bool "18 bpp RGB 666 packed"
config SAMA5_LCDC_BASE_TRGB1666
bool "19 bpp TRGB 1666"
config SAMA5_LCDC_BASE_TRGBP
bool "19 bpp TRGB 1666 packed"
config SAMA5_LCDC_BASE_RGB888
bool "24 bpp RGB 888"
config SAMA5_LCDC_BASE_RGB888P
bool "24 bpp RGB 888 packed"
config SAMA5_LCDC_BASE_TRGB1888
bool "25 bpp TRGB 1888"
config SAMA5_LCDC_BASE_ARGB8888
bool "32 bpp ARGB 8888"
config SAMA5_LCDC_BASE_RGBA8888
bool "32 bpp RGBA 8888"
endchoice # Base layer color format
menuconfig SAMA5_LCDC_OVR1
bool "Enable overlay 1 window"
default n
depends on EXPERIMENTAL
if SAMA5_LCDC_OVR1
config SAMA5_LCDC_OVR1_MAXHEIGHT
int "Overlay 1 height (rows)"
default 480
config SAMA5_LCDC_OVR1_MAXWIDTH
int "Overlay 1 width (pixels)"
default 800
config SAMA5_LCDC_OVR1_BOTTOMUP
bool "Raster bottom-up"
default n
config SAMA5_LCDC_OVR1_RIGHTLEFT
bool "Raster right-to-left"
default n
choice
prompt "Overlay 1 rotation"
default SAMA5_LCDC_OVR1_ROT0
config SAMA5_LCDC_OVR1_ROT0
bool "No rotation"
config SAMA5_LCDC_OVR1_ROT90
bool "90 degrees"
config SAMA5_LCDC_OVR1_ROT180
bool "180 degrees"
config SAMA5_LCDC_OVR1_ROT270
bool "270 degrees"
endchoice # Overlay 1 rotation
choice
prompt "Overlay 1 color format"
default SAMA5_LCDC_OVR1_RGB565
config SAMA5_LCDC_OVR1_RGB444
bool "12 bpp RGB 444"
config SAMA5_LCDC_OVR1_ARGB4444
bool "16 bpp ARGB 4444"
config SAMA5_LCDC_OVR1_RGBA4444
bool "16 bpp RGBA 4444"
config SAMA5_LCDC_OVR1_RGB565
bool "16 bpp RGB 565"
config SAMA5_LCDC_OVR1_TRGB1555
bool "16 bpp TRGB 1555"
config SAMA5_LCDC_OVR1_RGB666
bool "18 bpp RGB 666"
config SAMA5_LCDC_OVR1_RGB666P
bool "18 bpp RGB 666 packed"
config SAMA5_LCDC_OVR1_TRGB1666
bool "19 bpp TRGB 1666"
config SAMA5_LCDC_OVR1_TRGBP
bool "19 bpp TRGB 1666 packed"
config SAMA5_LCDC_OVR1_RGB888
bool "24 bpp RGB 888"
config SAMA5_LCDC_OVR1_RGB888P
bool "24 bpp RGB 888 packed"
config SAMA5_LCDC_OVR1_TRGB1888
bool "25 bpp TRGB 1888"
config SAMA5_LCDC_OVR1_ARGB8888
bool "32 bpp ARGB 8888"
config SAMA5_LCDC_OVR1_RGBA8888
bool "32 bpp RGBA 8888"
endchoice # Base layer color format
endif # SAMA5_LCDC_OVR1
menuconfig SAMA5_LCDC_OVR2
bool "Enable overlay 2 window"
default n
depends on EXPERIMENTAL
if SAMA5_LCDC_OVR2
config SAMA5_LCDC_OVR2_MAXHEIGHT
int "Overlay 2 height (rows)"
default 480
config SAMA5_LCDC_OVR2_MAXWIDTH
int "Overlay 2 width (pixels)"
default 800
config SAMA5_LCDC_OVR2_BOTTOMUP
bool "Raster bottom-up"
default n
config SAMA5_LCDC_OVR2_RIGHTLEFT
bool "Raster right-to-left"
default n
choice
prompt "Overlay 2 rotation"
default SAMA5_LCDC_OVR2_ROT0
config SAMA5_LCDC_OVR2_ROT0
bool "No rotation"
config SAMA5_LCDC_OVR2_ROT90
bool "90 degrees"
config SAMA5_LCDC_OVR2_ROT180
bool "180 degrees"
config SAMA5_LCDC_OVR2_ROT270
bool "270 degrees"
endchoice # Overlay 2 rotation
choice
prompt "Overlay 2 layer color format"
default SAMA5_LCDC_OVR2_RGB565
config SAMA5_LCDC_OVR2_RGB444
bool "12 bpp RGB 444"
config SAMA5_LCDC_OVR2_ARGB4444
bool "16 bpp ARGB 4444"
config SAMA5_LCDC_OVR2_RGBA4444
bool "16 bpp RGBA 4444"
config SAMA5_LCDC_OVR2_RGB565
bool "16 bpp RGB 565"
config SAMA5_LCDC_OVR2_TRGB1555
bool "16 bpp TRGB 1555"
config SAMA5_LCDC_OVR2_RGB666
bool "18 bpp RGB 666"
config SAMA5_LCDC_OVR2_RGB666P
bool "18 bpp RGB 666 packed"
config SAMA5_LCDC_OVR2_TRGB1666
bool "19 bpp TRGB 1666"
config SAMA5_LCDC_OVR2_TRGBP
bool "19 bpp TRGB 1666 packed"
config SAMA5_LCDC_OVR2_RGB888
bool "24 bpp RGB 888"
config SAMA5_LCDC_OVR2_RGB888P
bool "24 bpp RGB 888 packed"
config SAMA5_LCDC_OVR2_TRGB1888
bool "25 bpp TRGB 1888"
config SAMA5_LCDC_OVR2_ARGB8888
bool "32 bpp ARGB 8888"
config SAMA5_LCDC_OVR2_RGBA8888
bool "32 bpp RGBA 8888"
endchoice # Base layer color format
endif # SAMA5 LCDC_OVR2
config SAMA5_LCDC_HEO
bool "High end overlay (HEO) window"
default n
depends on EXPERIMENTAL
if SAMA5_LCDC_HEO
config SAMA5_LCDC_HEO_MAXHEIGHT
int "HEO layer height (rows)"
default 480
config SAMA5_LCDC_HEO_MAXWIDTH
int "HEO layer width (pixels)"
default 800
config SAMA5_LCDC_HEO_BOTTOMUP
bool "Raster bottom-up"
default n
config SAMA5_LCDC_HEO_RIGHTLEFT
bool "Raster right-to-left"
default n
choice
prompt "HEO layer rotation"
default SAMA5_LCDC_HEO_ROT0
config SAMA5_LCDC_HEO_ROT0
bool "No rotation"
config SAMA5_LCDC_HEO_ROT90
bool "90 degrees"
config SAMA5_LCDC_HEO_ROT180
bool "180 degrees"
config SAMA5_LCDC_HEO_ROT270
bool "270 degrees"
endchoice # HEO layer rotation
choice
prompt "HEO layer color format"
default SAMA5_LCDC_HEO_RGB565
config SAMA5_LCDC_HEO_RGB444
bool "12 bpp RGB 444"
config SAMA5_LCDC_HEO_ARGB4444
bool "16 bpp ARGB 4444"
config SAMA5_LCDC_HEO_RGBA4444
bool "16 bpp RGBA 4444"
config SAMA5_LCDC_HEO_RGB565
bool "16 bpp RGB 565"
config SAMA5_LCDC_HEO_TRGB1555
bool "16 bpp TRGB 1555"
config SAMA5_LCDC_HEO_RGB666
bool "18 bpp RGB 666"
config SAMA5_LCDC_HEO_RGB666P
bool "18 bpp RGB 666 packed"
config SAMA5_LCDC_HEO_TRGB1666
bool "19 bpp TRGB 1666"
config SAMA5_LCDC_HEO_TRGBP
bool "19 bpp TRGB 1666 packed"
config SAMA5_LCDC_HEO_RGB888
bool "24 bpp RGB 888"
config SAMA5_LCDC_HEO_RGB888P
bool "24 bpp RGB 888 packed"
config SAMA5_LCDC_HEO_TRGB1888
bool "25 bpp TRGB 1888"
config SAMA5_LCDC_HEO_ARGB8888
bool "32 bpp ARGB 8888"
config SAMA5_LCDC_HEO_RGBA8888
bool "32 bpp RGBA 8888"
endchoice # Base layer color format
endif # SAMA5_LCDC_HEO
config SAMA5_LCDC_HCR
bool "Enable hardware cursor (HCR)"
default n
depends on EXPERIMENTAL && FB_HWCURSOR
if SAMA5_LCDC_HCR
config SAMA5_LCDC_HCR_MAXHEIGHT
int "Hardware cursor height (rows)"
default 32
config SAMA5_LCDC_HCR_MAXWIDTH
int "Hardware cursor width (pixels)"
default 32
choice
prompt "Hardware cursor rotation"
default SAMA5_LCDC_HCR_ROT0
config SAMA5_LCDC_HCR_ROT0
bool "No rotation"
config SAMA5_LCDC_HCR_ROT90
bool "90 degrees"
config SAMA5_LCDC_HCR_ROT180
bool "180 degrees"
config SAMA5_LCDC_HCR_ROT270
bool "270 degrees"
endchoice # Hardware cursor rotation
choice
prompt "Hardware cursor layer color format"
default SAMA5_LCDC_HCR_RGB565
config SAMA5_LCDC_HCR_RGB444
bool "12 bpp RGB 444"
config SAMA5_LCDC_HCR_ARGB4444
bool "16 bpp ARGB 4444"
config SAMA5_LCDC_HCR_RGBA4444
bool "16 bpp RGBA 4444"
config SAMA5_LCDC_HCR_RGB565
bool "16 bpp RGB 565"
config SAMA5_LCDC_HCR_TRGB1555
bool "16 bpp TRGB 1555"
config SAMA5_LCDC_HCR_RGB666
bool "18 bpp RGB 666"
config SAMA5_LCDC_HCR_RGB666P
bool "18 bpp RGB 666 packed"
config SAMA5_LCDC_HCR_TRGB1666
bool "19 bpp TRGB 1666"
config SAMA5_LCDC_HCR_TRGBP
bool "19 bpp TRGB 1666 packed"
config SAMA5_LCDC_HCR_RGB888
bool "24 bpp RGB 888"
config SAMA5_LCDC_HCR_RGB888P
bool "24 bpp RGB 888 packed"
config SAMA5_LCDC_HCR_TRGB1888
bool "25 bpp TRGB 1888"
config SAMA5_LCDC_HCR_ARGB8888
bool "32 bpp ARGB 8888"
config SAMA5_LCDC_HCR_RGBA8888
bool "32 bpp RGBA 8888"
endchoice # Base layer color format
endif # SAMA5_LCDC_HCR
config SAMA5_LCDC_REGDEBUG
bool "Register-Level Debug"
default n
depends on DEBUG
---help---
Enable very low-level register access debug. Depends on DEBUG.
endmenu # LCDC configuration
endif # SAMA5_LCDC
if SAMA5_GMAC
menu "GMAC device driver options"
config SAMA5_GMAC_NRXBUFFERS
int "Number of RX buffers"
default 16
---help---
GMAC buffer memory is segmented into 128 byte units (not
configurable). This setting provides the number of such 128 byte
units used for reception. This is also equal to the number of RX
descriptors that will be allocated The selected value must be an
even power of 2.
config SAMA5_GMAC_NTXBUFFERS
int "Number of TX buffers"
default 8
---help---
GMAC buffer memory is segmented into full Ethernet packets (size
NET_BUFSIZE bytes). This setting provides the number of such packets
that can be in flight. This is also equal to the number of TX
descriptors that will be allocated.
config SAMA5_GMAC_PREALLOCATE
bool "Preallocate buffers"
default n
---help---
Buffer an descriptor many may either be allocated from the memory
pool or pre-allocated to lie in .bss. This options selected pre-
allocated buffer memory.
config SAMA5_GMAC_NBC
bool "Disable Broadcast"
default n
---help---
Select to disable receipt of broadcast packets.
config SAMA5_GMAC_PHYADDR
int "PHY address"
default 1
---help---
The 5-bit address of the PHY on the board. Default: 1
config SAMA5_GMAC_PHYINIT
bool "Board-specific PHY Initialization"
default n
---help---
Some boards require specialized initialization of the PHY before it can be used.
This may include such things as configuring GPIOs, resetting the PHY, etc. If
SAMA5_GMAC_PHYINIT is defined in the configuration then the board specific logic must
provide sam_phyinitialize(); The SAMA5 GMAC driver will call this function
one time before it first uses the PHY.
config SAMA5_GMAC_AUTONEG
bool "Use autonegotiation"
default y
---help---
Use PHY autonegotiation to determine speed and mode
if !SAMA5_GMAC_AUTONEG
config SAMA5_GMAC_ETHFD
bool "Full duplex"
default n
---help---
If SAMA5_GMAC_AUTONEG is not defined, then this may be defined to
select full duplex mode. Default: half-duplex
choice
prompt "GMAC Speed"
default SAMA5_GMAC_ETH100MBPS
---help---
If autonegation is not used, then you must select the fixed speed
of the PHY
config SAMA5_GMAC_ETH10MBPS
bool "10 Mbps"
---help---
If SAMA5_GMAC_AUTONEG is not defined, then this may be defined to select 10 MBps
speed. Default: 100 Mbps
config SAMA5_GMAC_ETH100MBPS
bool "100 Mbps"
---help---
If SAMA5_GMAC_AUTONEG is not defined, then this may be defined to select 100 MBps
speed. Default: 100 Mbps
config SAMA5_GMAC_ETH1000MBPS
bool "1000 Mbps"
---help---
If SAMA5_GMAC_AUTONEG is not defined, then this may be defined to select 1000 MBps
speed. Default: 100 Mbps
endchoice # GMAC speed
endif # !SAMA5_GMAC_AUTONEG
config SAMA5_GMAC_REGDEBUG
bool "Register-Level Debug"
default n
depends on DEBUG
---help---
Enable very low-level register access debug. Depends on DEBUG.
if SAMA5_EMAC
config SAMA5_GMAC_ISETH0
bool "GMAC is ETH0"
default y
endif # SAMA5_EMAC
if !SAMA5_EMAC
config SAMA5_GMAC_ISETH0
bool
default y
endif # !SAMA5_EMAC
endmenu # GMAC device driver options
endif # SAMA5_GMAC
if SAMA5_EMAC
menu "EMAC device driver options"
config SAMA5_EMAC_NRXBUFFERS
int "Number of RX buffers"
default 16
---help---
EMAC buffer memory is segmented into 128 byte units (not
configurable). This setting provides the number of such 128 byte
units used for reception. This is also equal to the number of RX
descriptors that will be allocated The selected value must be an
even power of 2.
config SAMA5_EMAC_NTXBUFFERS
int "Number of TX buffers"
default 8
---help---
EMAC buffer memory is segmented into full Ethernet packets (size
NET_BUFSIZE bytes). This setting provides the number of such packets
that can be in flight. This is also equal to the number of TX
descriptors that will be allocated.
config SAMA5_EMAC_PREALLOCATE
bool "Preallocate buffers"
default n
---help---
Buffer an descriptor many may either be allocated from the memory
pool or pre-allocated to lie in .bss. This options selected pre-
allocated buffer memory.
config SAMA5_EMAC_NBC
bool "Disable Broadcast"
default n
---help---
Select to disable receipt of broadcast packets.
config SAMA5_EMAC_PHYADDR
int "PHY address"
default 1
---help---
The 5-bit address of the PHY on the board. Default: 1
config SAMA5_EMAC_PHYINIT
bool "Board-specific PHY Initialization"
default n
---help---
Some boards require specialized initialization of the PHY before it can be used.
This may include such things as configuring GPIOs, resetting the PHY, etc. If
SAMA5_EMAC_PHYINIT is defined in the configuration then the board specific logic must
provide sam_phyinitialize(); The SAMA5 EMAC driver will call this function
one time before it first uses the PHY.
config SAMA5_EMAC_MII
bool "Use MII interface"
default n
---help---
Support Ethernet MII interface (vs RMII).
config SAMA5_EMAC_RMII
bool
default y if !SAMA5_EMAC_MII
default n if SAMA5_EMAC_MII
config SAMA5_EMAC_AUTONEG
bool "Use autonegotiation"
default y
---help---
Use PHY autonegotiation to determine speed and mode
config SAMA5_EMAC_ETHFD
bool "Full duplex"
default n
depends on !SAMA5_EMAC_AUTONEG
---help---
If SAMA5_EMAC_AUTONEG is not defined, then this may be defined to select full duplex
mode. Default: half-duplex
config SAMA5_EMAC_ETH100MBPS
bool "100 Mbps"
default n
depends on !SAMA5_EMAC_AUTONEG
---help---
If SAMA5_EMAC_AUTONEG is not defined, then this may be defined to select 100 MBps
speed. Default: 10 Mbps
config SAMA5_EMAC_PHYSR
int "PHY Status Register Address (decimal)"
depends on SAMA5_EMAC_AUTONEG
---help---
This must be provided if SAMA5_EMAC_AUTONEG is defined. The PHY status register
address may diff from PHY to PHY. This configuration sets the address of
the PHY status register.
config SAMA5_EMAC_PHYSR_ALTCONFIG
bool "PHY Status Alternate Bit Layout"
default n
depends on SAMA5_EMAC_AUTONEG
---help---
Different PHYs present speed and mode information in different ways. Some
will present separate information for speed and mode (this is the default).
Those PHYs, for example, may provide a 10/100 Mbps indication and a separate
full/half duplex indication. This options selects an alternative representation
where speed and mode information are combined. This might mean, for example,
separate bits for 10HD, 100HD, 10FD and 100FD.
config SAMA5_EMAC_PHYSR_SPEED
hex "PHY Speed Mask"
depends on SAMA5_EMAC_AUTONEG && !SAMA5_EMAC_PHYSR_ALTCONFIG
---help---
This must be provided if SAMA5_EMAC_AUTONEG is defined. This provides bit mask
for isolating the 10 or 100MBps speed indication.
config SAMA5_EMAC_PHYSR_100MBPS
hex "PHY 100Mbps Speed Value"
depends on SAMA5_EMAC_AUTONEG && !SAMA5_EMAC_PHYSR_ALTCONFIG
---help---
This must be provided if SAMA5_EMAC_AUTONEG is defined. This provides the value
of the speed bit(s) indicating 100MBps speed.
config SAMA5_EMAC_PHYSR_MODE
hex "PHY Mode Mask"
depends on SAMA5_EMAC_AUTONEG && !SAMA5_EMAC_PHYSR_ALTCONFIG
---help---
This must be provided if SAMA5_EMAC_AUTONEG is defined. This provide bit mask
for isolating the full or half duplex mode bits.
config SAMA5_EMAC_PHYSR_FULLDUPLEX
hex "PHY Full Duplex Mode Value"
depends on SAMA5_EMAC_AUTONEG && !SAMA5_EMAC_PHYSR_ALTCONFIG
---help---
This must be provided if SAMA5_EMAC_AUTONEG is defined. This provides the
value of the mode bits indicating full duplex mode.
config SAMA5_EMAC_PHYSR_ALTMODE
hex "PHY Mode Mask"
depends on SAMA5_EMAC_AUTONEG && SAMA5_EMAC_PHYSR_ALTCONFIG
---help---
This must be provided if SAMA5_EMAC_AUTONEG is defined. This provide bit mask
for isolating the speed and full/half duplex mode bits.
config SAMA5_EMAC_PHYSR_10HD
hex "10MBase-T Half Duplex Value"
depends on SAMA5_EMAC_AUTONEG && SAMA5_EMAC_PHYSR_ALTCONFIG
---help---
This must be provided if SAMA5_EMAC_AUTONEG is defined. This is the value
under the bit mask that represents the 10Mbps, half duplex setting.
config SAMA5_EMAC_PHYSR_100HD
hex "100Base-T Half Duplex Value"
depends on SAMA5_EMAC_AUTONEG && SAMA5_EMAC_PHYSR_ALTCONFIG
---help---
This must be provided if SAMA5_EMAC_AUTONEG is defined. This is the value
under the bit mask that represents the 100Mbps, half duplex setting.
config SAMA5_EMAC_PHYSR_10FD
hex "10Base-T Full Duplex Value"
depends on SAMA5_EMAC_AUTONEG && SAMA5_EMAC_PHYSR_ALTCONFIG
---help---
This must be provided if SAMA5_EMAC_AUTONEG is defined. This is the value
under the bit mask that represents the 10Mbps, full duplex setting.
config SAMA5_EMAC_PHYSR_100FD
hex "100Base-T Full Duplex Value"
depends on SAMA5_EMAC_AUTONEG && SAMA5_EMAC_PHYSR_ALTCONFIG
---help---
This must be provided if SAMA5_EMAC_AUTONEG is defined. This is the value
under the bit mask that represents the 100Mbps, full duplex setting.
config SAMA5_EMAC_REGDEBUG
bool "Register-Level Debug"
default n
depends on DEBUG
---help---
Enable very low-level register access debug. Depends on DEBUG.
config SAMA5_EMAC_ISETH0
bool
default y if !SAMA5_EMAC || !SAMA5_GMAC_ISETH0
default n if SAMA5_EMAC && SAMA5_GMAC_ISETH0
endmenu # EMAC device driver options
endif # SAMA5_EMAC
if SAMA5_CAN0 || SAMA5_CAN1
menu "CAN device driver options"
if SAMA5_CAN0
config SAMA5_CAN0_BAUD
int "CAN0 BAUD"
default 250000
depends on SAMA5_CAN0
---help---
CAN0 BAUD rate. Required if SAMA5_CAN0 is defined.
config SAMA5_CAN0_NRECVMB
int "Number of receive mailboxes"
default 1
range 1 3
---help---
The SAMA5 CAN0 peripheral supports 8 mailboxes that can be used for
sending and receiving messages. Up the three of these can be set
aside statically for message reception. The remainder can be
configured dynamically to send CAN messages. Multiple receive
mailboxes might needed to either (1) receive bursts of messages, or
(2) to support multiple groups of messages filtered on message ID.
NOTE: The maximum of 3 is a completely arbitrary design decision
and can certainly be changed if you need more.
config SAMA5_CAN0_ADDR0
hex "Mailbox 0 address"
---help---
This setting defines the address for receive mailbox 0. If CAN_EXTID
is defined, this should be a 29-bit extended CAN address; otherwise
it should be an 11-bit standard CAN address.
config SAMA5_CAN0_MASK0
hex "Mailbox 0 address mask"
default 0x7fff if !CAN_EXTID
default 0x1fffffff if CAN_EXTID
---help---
This setting defines the address mask for receive mailbox 0. And
address matching SAMA5_CAN0_ADDR0 under this mask are accepted. The
default, all ones, forces an exact match. A value of zero will accept
any address.
If CAN_EXTID is defined, this should be a 29-bit extended CAN address
mask; otherwise it should be an 11-bit standard CAN address.
config SAMA5_CAN0_ADDR1
hex "Mailbox 1 address"
---help---
This setting defines the address for receive mailbox 1. If CAN_EXTID
is defined, this should be a 29-bit extended CAN address; otherwise
it should be an 11-bit standard CAN address.
This setting is ignored if SAMA5_CAN0_NRECVMB is less than 2.
config SAMA5_CAN0_MASK1
hex "Mailbox 1 address mask"
default 0x7fff if !CAN_EXTID
default 0x1fffffff if CAN_EXTID
---help---
This setting defines the address mask for receive mailbox 1. And
address matching SAMA5_CAN0_ADDR1 under this mask are accepted. The
default, all ones, forces an exact match. A value of zero will accept
any address.
If CAN_EXTID is defined, this should be a 29-bit extended CAN address
mask; otherwise it should be an 11-bit standard CAN address.
This setting is ignored if SAMA5_CAN0_NRECVMB is less than 2.
config SAMA5_CAN0_ADDR2
hex "Mailbox 2 address"
---help---
This setting defines the address for receive mailbox 2. If CAN_EXTID
is defined, this should be a 29-bit extended CAN address; otherwise
it should be an 11-bit standard CAN address.
This setting is ignored if SAMA5_CAN0_NRECVMB is less than 3.
config SAMA5_CAN0_MASK2
hex "Mailbox 1 address mask"
default 0x7fff if !CAN_EXTID
default 0x1fffffff if CAN_EXTID
---help---
This setting defines the address mask for receive mailbox 2. And
address matching SAMA5_CAN0_ADDR2 under this mask are accepted. The
default, all ones, forces an exact match. A value of zero will accept
any address.
If CAN_EXTID is defined, this should be a 29-bit extended CAN address
mask; otherwise it should be an 11-bit standard CAN address.
This setting is ignored if SAMA5_CAN0_NRECVMB is less than 2.
endif # SAMA5_CAN0
if SAMA5_CAN1
config SAMA5_CAN1_BAUD
int "CAN1 BAUD"
default 250000
depends on SAMA5_CAN1
---help---
CAN1 BAUD rate. Required if SAMA5_CAN1 is defined.
config SAMA5_CAN1_NRECVMB
int "Number of receive mailboxes"
default 1
range 1 3
---help---
The SAMA5 CAN1 peripheral supports 8 mailboxes that can be used for
sending and receiving messages. Up the three of these can be set
aside statically for message reception. The remainder can be
configured dynamically to send CAN messages. Multiple receive
mailboxes might needed to either (1) receive bursts of messages, or
(2) to support multiple groups of messages filtered on message ID.
NOTE: The maximum of 3 is a completely arbitrary design decision
and can certainly be changed if you need more.
config SAMA5_CAN1_ADDR0
hex "Mailbox 0 address"
---help---
This setting defines the address for receive mailbox 0. If CAN_EXTID
is defined, this should be a 29-bit extended CAN address; otherwise
it should be an 11-bit standard CAN address.
config SAMA5_CAN1_MASK0
hex "Mailbox 0 address mask"
default 0x7fff if !CAN_EXTID
default 0x1fffffff if CAN_EXTID
---help---
This setting defines the address mask for receive mailbox 0. And
address matching SAMA5_CAN1_ADDR0 under this mask are accepted. The
default, all ones, forces an exact match. A value of zero will accept
any address.
If CAN_EXTID is defined, this should be a 29-bit extended CAN address
mask; otherwise it should be an 11-bit standard CAN address.
config SAMA5_CAN1_ADDR1
hex "Mailbox 1 address"
---help---
This setting defines the address for receive mailbox 1. If CAN_EXTID
is defined, this should be a 29-bit extended CAN address; otherwise
it should be an 11-bit standard CAN address.
This setting is ignored if SAMA5_CAN0_NRECVMB is less than 2.
config SAMA5_CAN1_MASK1
hex "Mailbox 1 address mask"
default 0x7fff if !CAN_EXTID
default 0x1fffffff if CAN_EXTID
---help---
This setting defines the address mask for receive mailbox 1. And
address matching SAMA5_CAN1_ADDR1 under this mask are accepted. The
default, all ones, forces an exact match. A value of zero will accept
any address.
If CAN_EXTID is defined, this should be a 29-bit extended CAN address
mask; otherwise it should be an 11-bit standard CAN address.
This setting is ignored if SAMA5_CAN1_NRECVMB is less than 2.
config SAMA5_CAN1_ADDR2
hex "Mailbox 2 address"
---help---
This setting defines the address for receive mailbox 2. If CAN_EXTID
is defined, this should be a 29-bit extended CAN address; otherwise
it should be an 11-bit standard CAN address.
This setting is ignored if SAMA5_CAN1_NRECVMB is less than 3.
config SAMA5_CAN1_MASK2
hex "Mailbox 2 address mask"
default 0x7fff if !CAN_EXTID
default 0x1fffffff if CAN_EXTID
---help---
This setting defines the address mask for receive mailbox 2. And
address matching SAMA5_CAN1_ADDR2 under this mask are accepted. The
default, all ones, forces an exact match. A value of zero will accept
any address.
If CAN_EXTID is defined, this should be a 29-bit extended CAN address
mask; otherwise it should be an 11-bit standard CAN address.
This setting is ignored if SAMA5_CAN1_NRECVMB is less than 3.
endif # SAMA5_CAN1
config SAMA5_CAN_AUTOBAUD
bool "Enable auto-baud"
default n
depends on EXPERIMENTAL
---help---
Enable the SAMA5 auto-baud feature. NOTE: This feature is not yet
fully implemented.
config SAMA5_CAN_REGDEBUG
bool "CAN Register level debug"
depends on DEBUG
default n
---help---
Output detailed register-level CAN device debug information.
Requires also DEBUG.
endmenu # CAN device driver options
endif # SAMA5_CAN0 || SAMA5_CAN1
if SAMA5_SPI0 || SAMA5_SPI1
menu "SPI device driver options"
config SAMA5_SPI_DMA
bool "SPI DMA"
default n
depends on (SAMA5_DMAC0 && SAMA5_SPI0) || (SAMA5_DMAC1 && SAMA5_SPI1)
---help---
Use DMA to improve SPI transfer performance.
config SAMA5_SPI_DMATHRESHOLD
int "SPI DMA threshold"
default 4
depends on SAMA5_SPI_DMA
---help---
When SPI DMA is enabled, small DMA transfers will still be performed
by polling logic. But we need a threshold value to determine what
is small. That value is provided by SAMA5_SPI_DMATHRESHOLD.
config SAMA5_SPI_DMADEBUG
bool "SPI DMA transfer debug"
depends on SAMA5_SPI_DMA && DEBUG && DEBUG_DMA
default n
---help---
Enable special debug instrumentation analyze SPI DMA data transfers.
This logic is as non-invasive as possible: It samples DMA
registers at key points in the data transfer and then dumps all of
the registers at the end of the transfer.
config SAMA5_SPI_REGDEBUG
bool "SPI Register level debug"
depends on DEBUG
default n
---help---
Output detailed register-level SPI device debug information.
Requires also DEBUG.
endmenu # SPI device driver options
endif # SAMA5_SPI0 || SAMA5_SPI1
if SAMA5_TWI0 || SAMA5_TWI1 || SAMA5_TWI2
menu "TWI device driver options"
config SAMA5_TWI0_FREQUENCY
int "TWI0 Frequency"
default 100000
depends on SAMA5_TWI0
config SAMA5_TWI1_FREQUENCY
int "TWI1 Frequency"
default 100000
depends on SAMA5_TWI1
config SAMA5_TWI2_FREQUENCY
int "TWI2 Frequency"
default 100000
depends on SAMA5_TWI2
config SAMA5_TWI_REGDEBUG
bool "TWI register level debug"
depends on DEBUG
default n
---help---
Output detailed register-level TWI device debug information.
Very invasive! Requires also DEBUG.
endmenu # TWI device driver options
endif # SAMA5_TWI0 || SAMA5_TWI1 || SAMA5_TWI2
if SAMA5_SSC0 || SAMA5_SSC1
menu "SSC Configuration"
config SAMA5_SSC_MAXINFLIGHT
int "SSC queue size"
default 16
---help---
This is the total number of transfers, both RX and TX, that can be
enqueue before the caller is required to wait. This setting
determines the number certain queue data structures that will be
pre-allocated.
if SAMA5_SSC0
comment "SSC0 Configuration"
config SAMA5_SSC0_DATALEN
int "Data width (bits)"
default 16
---help---
Data width in bits. This is a default value and may be change
via the I2S interface
config SAMA5_SSC0_RX
bool "Enable I2C receiver"
default n
---help---
Enable I2S receipt logic
if SAMA5_SSC0_RX
choice
prompt "Receiver clock source"
default SAMA5_SSC0_RX_MCKDIV
config SAMA5_SSC0_RX_RKINPUT
bool "RK input"
---help---
The SSC receiver clock is an external clock provided on the RK input
pin. Sample rate determined by the external clock frequency.
config SAMA5_SSC0_RX_TXCLK
bool "Transmitter Clock"
---help---
The SSC receiver clock is transmitter clock. RX sample rate is the same
as the TX sample rate.
config SAMA5_SSC0_RX_MCKDIV
bool "MCK/2"
---help---
The SSC receiver clock is the MCK/2 divided by a up to 4095. Desired
sample rate must be provided below.
endchoice # Receiver clock source
if !SAMA5_SSC0_RX_RKINPUT
choice
prompt "Receiver output clock"
default SAMA5_SSC0_RX_RKOUTPUT_NONE
config SAMA5_SSC0_RX_RKOUTPUT_NONE
bool "None"
config SAMA5_SSC0_RX_RKOUTPUT_CONT
bool "Continuous"
config SAMA5_SSC0_RX_RKOUTPUT_XFR
bool "Only during transfers"
endchoice # Receiver output clock
endif # !SAMA5_SSC0_RX_RKINPUT
endif # SAMA5_SSC0_RX
config SAMA5_SSC0_TX
bool "Enable I2C transmitter"
default n
---help---
Enable I2S transmission logic
if SAMA5_SSC0_TX
choice
prompt "Transmitter clock source"
default SAMA5_SSC0_TX_MCKDIV
config SAMA5_SSC0_TX_TKINPUT
bool "TK input"
---help---
The SSC transmitter clock is an external clock provided on the TK input
pin. Sample rate determined by the external clock frequency.
config SAMA5_SSC0_TX_RXCLK
bool "Receiver Clock"
---help---
The SSC transmitter clock is receiver clock. TX sample rate is the same
as the RX sample rate.
config SAMA5_SSC0_TX_MCKDIV
bool "MCK/2"
---help---
The SSC transmitter clock is the MCK/2 divided by a up to 4095. Desired
sample rate must be provided below.
endchoice # Transmitter clock source
if !SAMA5_SSC0_TX_TKINPUT
choice
prompt "Transmitter output clock"
default SAMA5_SSC0_TX_TKOUTPUT_NONE
config SAMA5_SSC0_TX_TKOUTPUT_NONE
bool "None"
config SAMA5_SSC0_TX_TKOUTPUT_CONT
bool "Continuous"
config SAMA5_SSC0_TX_TKOUTPUT_XFR
bool "Only during transfers"
endchoice # Receiver output clock
endif # !SAMA5_SSC0_TX_TKINPUT
endif # SAMA5_SSC0_TX
config SAMA5_SSC0_MCKDIV_SAMPLERATE
int "Sample rate"
default 48000
depends on SAMA5_SSC0_RX_MCKDIV || SAMA5_SSC0_TX_MCKDIV
---help---
If the either the receiver or transmitter clock is provided by MCK/2 divided
down, then the samplerate must be provided. The bitrate will be the product
of the sample rate and the data width. The SSC driver will determine the best
divider to obtain that bitrate (up to 4095). If the bitrate can be realized
by dividing down the MCK/2, a compile time error will occur.
config SAMA5_SSC0_LOOPBACK
bool "Loopback mode"
default n
depends on SAMA5_SSC0_TX && SAMA5_SSC0_RX
---help---
If both the receiver and transmitter are enabled, then the SSC can
be configured in loopback mode. This setting selects SSC loopback
and will cause the LOOP bit to be set in the SSC_RFMR regsiter. In
this case, RD is connected to TD, RF is connected to TF and RK is
connected to TK.
endif # SAMA5_SSC0
if SAMA5_SSC1
comment "SSC1 Configuration"
config SAMA5_SSC1_DATALEN
int "Data width (bits)"
default 16
---help---
Data width in bits. This is a default value and may be change
via the I2S interface
config SAMA5_SSC1_RX
bool "Enable I2C receiver"
default n
---help---
Enable I2S receipt logic
if SAMA5_SSC1_RX
choice
prompt "Receiver clock source"
default SAMA5_SSC1_RX_MCKDIV
config SAMA5_SSC1_RX_RKINPUT
bool "RK input"
---help---
The SSC receiver clock is an external clock provided on the RK input
pin. Sample rate determined by the external clock frequency.
config SAMA5_SSC1_RX_TXCLK
bool "Transmitter Clock"
---help---
The SSC receiver clock is transmitter clock. RX sample rate is the same
as the TX sample rate.
config SAMA5_SSC1_RX_MCKDIV
bool "MCK/2"
---help---
The SSC receiver clock is the MCK/2 divided by a up to 4095. Desired
sample rate must be provided below.
endchoice # Receiver clock source
if !SAMA5_SSC1_RX_RKINPUT
choice
prompt "Receiver output clock"
default SAMA5_SSC1_RX_RKOUTPUT_NONE
config SAMA5_SSC1_RX_RKOUTPUT_NONE
bool "None"
config SAMA5_SSC1_RX_RKOUTPUT_CONT
bool "Continuous"
config SAMA5_SSC1_RX_RKOUTPUT_XFR
bool "Only during transfers"
endchoice # Receiver output clock
endif # !SAMA5_SSC1_RX_RKINPUT
endif # SAMA5_SSC0_RX
config SAMA5_SSC1_TX
bool "Enable I2C transmitter"
default n
---help---
Enable I2S transmission logic
if SAMA5_SSC1_TX
choice
prompt "Transmitter clock source"
default SAMA5_SSC1_TX_MCKDIV
config SAMA5_SSC1_TX_TKINPUT
bool "TK input"
---help---
The SSC transmitter clock is an external clock provided on the TK input
pin. Sample rate determined by the external clock frequency.
config SAMA5_SSC1_TX_RXCLK
bool "Receiver Clock"
---help---
The SSC transmitter clock is receiver clock. TX sample rate is the same
as the RX sample rate.
config SAMA5_SSC1_TX_MCKDIV
bool "MCK/2"
---help---
The SSC transmitter clock is the MCK/2 divided by a up to 4095. Desired
sample rate must be provided below.
endchoice # Transmitter clock source
if !SAMA5_SSC1_TX_TKINPUT
choice
prompt "Transmitter output clock"
default SAMA5_SSC1_TX_TKOUTPUT_NONE
config SAMA5_SSC1_TX_TKOUTPUT_NONE
bool "None"
config SAMA5_SSC1_TX_TKOUTPUT_CONT
bool "Continuous"
config SAMA5_SSC1_TX_TKOUTPUT_XFR
bool "Only during transfers"
endchoice # Receiver output clock
endif # !SAMA5_SSC1_TX_TKINPUT
endif # SAMA5_SSC1_TX
config SAMA5_SSC1_MCKDIV_SAMPLERATE
int "Sample rate"
default 48000
depends on SAMA5_SSC1_RX_MCKDIV || SAMA5_SSC1_TX_MCKDIV
---help---
If the either the receiver or transmitter clock is provided by MCK/2 divided
down, then the samplerate must be provided. The bitrate will be the product
of the sample rate and the data width. The SSC driver will determine the best
divider to obtain that bitrate (up to 4095). If the bitrate can be realized
by dividing down the MCK/2, a compile time error will occur.
config SAMA5_SSC1_LOOPBACK
bool "Loopback mode"
default n
depends on SAMA5_SSC1_TX && SAMA5_SSC1_RX
---help---
If both the receiver and transmitter are enabled, then the SSC can
be configured in loopback mode. This setting selects SSC loopback
and will cause the LOOP bit to be set in the SSC_RFMR regsiter. In
this case, RD is connected to TD, RF is connected to TF and RK is
connected to TK.
endif # SAMA5_SSC1
config SAMA5_SSC_DMADEBUG
bool "SSC DMA transfer debug"
depends on DEBUG && DEBUG_DMA
default n
---help---
Enable special debug instrumentation analyze SSC DMA data transfers.
This logic is as non-invasive as possible: It samples DMA
registers at key points in the data transfer and then dumps all of
the registers at the end of the transfer.
config SAMA5_SSC_REGDEBUG
bool "SSC Register level debug"
depends on DEBUG
default n
---help---
Output detailed register-level SSC device debug information.
Very invasive! Requires also DEBUG.
config SAMA5_SSC_QDEBUG
bool "SSC Queue debug"
depends on DEBUG_I2S
default n
---help---
Enable instrumentation to debug audio buffer queue logic.
config SAMA5_SSC_DUMPBUFFERS
bool "Dump Buffers"
depends on DEBUG_I2S
default n
---help---
Enable instrumentation to dump TX and RX buffers.
endmenu # SSC Configuration
endif # SAMA5_SSC0 || SAMA5_SSC1
if SAMA5_HSMCI0 || SAMA5_HSMCI1 || SAMA5_HSMCI2
menu "HSMCI device driver options"
config SAMA5_HSMCI_RDPROOF
bool "Read Proof Enable"
default n
---help---
Enabling Read Proof allows to stop the HSMCI Clock during read
access if the internal FIFO is full. This will guarantee data
integrity, not bandwidth.
config SAMA5_HSMCI_WRPROOF
bool "Write Proof Enable"
default n
---help---
Enabling Write Proof allows to stop the HSMCI Clock during write
access if the internal FIFO is full. This will guarantee data
integrity, not bandwidth.
config SAMA5_HSMCI_XFRDEBUG
bool "HSMCI transfer debug"
depends on DEBUG_FS && DEBUG_VERBOSE
default n
---help---
Enable special debug instrumentation analyze HSMCI data transfers.
This logic is as non-invasive as possible: It samples HSMCI
registers at key points in the data transfer and then dumps all of
the registers at the end of the transfer. If DEBUG_DMA is also
enabled, then DMA register will be collected as well. Requires also
DEBUG_FS and DEBUG_VERBOSE.
config SAMA5_HSMCI_CMDDEBUG
bool "HSMCI command debug"
depends on DEBUG_FS && DEBUG_VERBOSE
default n
---help---
Enable special debug instrumentation analyze HSMCI commands. This
logic is as non-invasive as possible: It samples HSMCI registers at
key points in the data transfer and then dumps all of the registers
at the end of the transfer. If DEBUG_DMA is also enabled, then DMA
register will be collected as well. Requires also DEBUG_FS and
DEBUG_VERBOSE.
config SAMA5_HSMCI_REGDEBUG
bool "HSMCI Register level debug"
depends on DEBUG
default n
---help---
Output detailed register-level HSCMI device debug information.
Very invasive! Requires also DEBUG.
endmenu # HSMCI device driver options
endif # SAMA5_HSMCI0 || SAMA5_HSMCI1 || SAMA5_HSMCI2
if SAMA5_UDPHS
menu "USB High Speed Device Controller driver (DCD) options"
config UDPHS_SCATTERGATHER
bool
default n
---help---
Scatter gather DMA is not yet supported
config SAMA5_UDPHS_NDTDS
int "Number of UDPHS DMA transfer descriptors"
default 9
depends on UDPHS_SCATTERGATHER
---help---
DMA tranfer descriptors are allocated in a pool at boot time. This
setting provides the number of DMA transfer descriptors to be
allocated.
config SAMA5_UDPHS_PREALLOCATE
bool "Pre-allocate DMA transfer descriptors"
default y
depends on UDPHS_SCATTERGATHER
---help---
If this option is selected then DMA tranfer descriptors will be
pre-allocated in .bss. Otherwise, the descriptors will be allocated
at start-up time with kmalloc(). This might be important if a larger
memory pool is available after startup.
config SAMA5_UDPHS_REGDEBUG
bool "Enable low-level UPPHS register debug"
default n
depends on DEBUG
endmenu # USB High Speed Host Device driver (DCD) options
endif # SAMA5_UDPHS
if SAMA5_UHPHS
menu "USB High Speed Host Controller driver (HCD) options"
config SAMA5_OHCI
bool "Full/low speed OHCI support"
default n
---help---
Build support for the SAMA5 USB full speed Open Host Controller
Interface (OHCI).
if SAMA5_OHCI
config SAMA5_OHCI_NEDS
int "Number of endpoint descriptors"
default 6
config SAMA5_OHCI_NTDS
int "Number of transfer descriptors"
default 9
config SAMA5_OHCI_TDBUFFERS
int "Number of transfer descriptor buffers"
default 6
config SAMA5_OHCI_TDBUFSIZE
int "Size of one transfer descriptor buffer"
default 128
---help---
The size of one transfer descriptor (TD) buffer in bytes. The TD
buffer size must be an even number of 32-bit words
config SAMA5_OHCI_REGDEBUG
bool "Enable low-level OHCI register debug"
default n
depends on DEBUG
endif # SAMA5_OHCI
config SAMA5_EHCI
bool "High speed EHCI support"
default n
---help---
Build support for the SAMA5 USB high speed Enhanced Host Controller
Interface (EHCI). If low/full speed is needed too, then you must
also enable the OHCI controller.
if SAMA5_EHCI
config SAMA5_EHCI_NQHS
int "Number of Queue Head (QH) structures"
default 4
---help---
Configurable number of Queue Head (QH) structures. The default is
one per Root hub port plus one for EP0 (4).
config SAMA5_EHCI_NQTDS
int "Number of Queue Element Transfer Descriptor (qTDs)"
default 6
---help---
Configurable number of Queue Element Transfer Descriptor (qTDs).
The default is one per root hub plus three from EP0 (6).
config SAMA5_EHCI_BUFSIZE
int "Size of one request/descriptor buffer"
default 128
---help---
The size of one request/descriptor buffer in bytes. The TD buffe
size must be an even number of 32-bit words and must be large enough
to hangle the largest transfer via a SETUP request.
config SAMA5_EHCI_PREALLOCATE
bool "Preallocate descriptor pool"
default y
---help---
Select this option to pre-allocate EHCI queue and descriptor
structure pools in .bss. Otherwise, these pools will be
dynamically allocated using kmemalign().
config SAMA5_EHCI_REGDEBUG
bool "Enable low-level EHCI register debug"
default n
depends on DEBUG
endif # SAMA5_EHCI
if SAMA5_OHCI || SAMA5_EHCI
config SAMA5_UHPHS_RHPORT1
bool "Use Port A"
default y
depends on !SAMA5_UDPHS
config SAMA5_UHPHS_RHPORT2
bool "Use Port B"
default y
config SAMA5_UHPHS_RHPORT3
bool "Use Port C"
default y
endif # SAMA5_OHCI || SAMA5_EHCI
endmenu # USB High Speed Host Controller driver (HCD) options
endif # SAMA5_UHPHS
if SAMA5_ADC
menu "ADC configuration"
config SAMA5_ADC_HAVE_CHAN
bool
default n
menu "ADC Channel selection"
config SAMA5_ADC_CHAN0
bool "Channel 0"
default n
depends on !SAMA5_TSD
select SAMA5_ADC_HAVE_CHAN
---help---
Enable ADC sampling on ADC channel 0
config SAMA5_ADC_CHAN1
bool "Channel 1"
default n
depends on !SAMA5_TSD
select SAMA5_ADC_HAVE_CHAN
---help---
Enable ADC sampling on ADC channel 1
config SAMA5_ADC_CHAN2
bool "Channel 2"
default n
depends on !SAMA5_TSD
select SAMA5_ADC_HAVE_CHAN
---help---
Enable ADC sampling on ADC channel 2
config SAMA5_ADC_CHAN3
bool "Channel 3"
default n
depends on !SAMA5_TSD
select SAMA5_ADC_HAVE_CHAN
---help---
Enable ADC sampling on ADC channel 3
config SAMA5_ADC_CHAN4
bool "Channel 4"
default n
depends on !SAMA5_TSD || !SAMA5_TSD_5WIRE
select SAMA5_ADC_HAVE_CHAN
---help---
Enable ADC sampling on ADC channel 4
config SAMA5_ADC_CHAN5
bool "Channel 5"
default n
select SAMA5_ADC_HAVE_CHAN
---help---
Enable ADC sampling on ADC channel 5
config SAMA5_ADC_CHAN6
bool "Channel 6"
default n
select SAMA5_ADC_HAVE_CHAN
---help---
Enable ADC sampling on ADC channel 6
config SAMA5_ADC_CHAN7
bool "Channel 7"
default n
select SAMA5_ADC_HAVE_CHAN
---help---
Enable ADC sampling on ADC channel 7
config SAMA5_ADC_CHAN8
bool "Channel 8"
default n
select SAMA5_ADC_HAVE_CHAN
---help---
Enable ADC sampling on ADC channel 8
config SAMA5_ADC_CHAN9
bool "Channel 9"
default n
select SAMA5_ADC_HAVE_CHAN
---help---
Enable ADC sampling on ADC channel 9
config SAMA5_ADC_CHAN10
bool "Channel 10"
default n
select SAMA5_ADC_HAVE_CHAN
---help---
Enable ADC sampling on ADC channel 10
config SAMA5_ADC_CHAN11
bool "Channel 11"
default n
select SAMA5_ADC_HAVE_CHAN
---help---
Enable ADC sampling on ADC channel 11
endmenu # ADC Channel selection
if SAMA5_ADC_HAVE_CHAN
config SAMA5_ADC_DMA
bool "DMA Support"
default n
depends on SAMA5_DMAC1
---help---
Enable DMA transfers of converted data. This option is only
useful if you have numerous DMA channels enabled. The end result
is that there will be one DMA interrupt per conversion sequence vs.
one interrupt per conversion.
config SAMA5_ADC_DMASAMPLES
int "Number of DMA samples"
default 2
depends on SAMA5_ADC_DMA
---help---
If DMA is enabled, then this will specify the number of sample to
collect before the DMA completes. This is actually the number of
triggers; the number of collected samples will be this value times
the number of channels that are enabled. You should also enable the
sequencer if you are DMAing multiple channels.
A value of "1" would DMA one set of samples. That is not advised.
In that case the processing and data transfer overhead would be
greater than if DMA were disabled. A value of 2 or more should be
selected.
The DMA logic uses ping-pong buffers, so the total buffering
requirement will be
2 Buffers * Number_of_ADC_Channels * SAMA5_ADC_DMASAMPLES * sizeof(uint16_t)
So, for example, if you had 8 ADC channels and 8 triggers per DMA
transfer, then the total DMA buffering requirment would be:
2 * 8 * 8 * 2 = 256 bytes.
config SAMA5_ADC_AUTOCALIB
bool "ADC auto-calibration"
default n
---help---
Perform ADC auto-calibration during the ADC initialization sequence
config SAMA5_ADC_SEQUENCER
bool "ADC sequencer"
default n
---help---
Enable the sequencer to perform ADC conversions. Recommended if you
enable several ADC channels.
config SAMA5_ADC_ANARCH
bool "Analog changes"
default n
---help---
This option allows you to select different gain, offset, and single
vs. differential modes for each channel.
if SAMA5_ADC_ANARCH
menu "Channel gain"
config SAMA5_ADC_GAIN0
int "Channel 0 gain"
default 1
depends on SAMA5_ADC_CHAN0
range 0 3
---help---
Valid gain settings are {0, 1, 2, 3} which may be interpreted as
either {1, 1, 2, 4} if the channel is configured for single ended
mode or as {0.5, 1, 2, 2} if the channel is configured for
differential mode.
config SAMA5_ADC_GAIN1
int "Channel 1 gain"
default 1
depends on SAMA5_ADC_CHAN1
range 0 3
---help---
Valid gain settings are {0, 1, 2, 3} which may be interpreted as
either {1, 1, 2, 4} if the channel is configured for single ended
mode or as {0.5, 1, 2, 2} if the channel is configured for
differential mode.
config SAMA5_ADC_GAIN2
int "Channel 2 gain"
default 1
depends on SAMA5_ADC_CHAN2
range 0 3
---help---
Valid gain settings are {0, 1, 2, 3} which may be interpreted as
either {1, 1, 2, 4} if the channel is configured for single ended
mode or as {0.5, 1, 2, 2} if the channel is configured for
differential mode.
config SAMA5_ADC_GAIN3
int "Channel 3 gain"
default 1
depends on SAMA5_ADC_CHAN3
range 0 3
---help---
Valid gain settings are {0, 1, 2, 3} which may be interpreted as
either {1, 1, 2, 4} if the channel is configured for single ended
mode or as {0.5, 1, 2, 2} if the channel is configured for
differential mode.
config SAMA5_ADC_GAIN4
int "Channel 4 gain"
default 1
depends on SAMA5_ADC_CHAN4
range 0 3
---help---
Valid gain settings are {0, 1, 2, 3} which may be interpreted as
either {1, 1, 2, 4} if the channel is configured for single ended
mode or as {0.5, 1, 2, 2} if the channel is configured for
differential mode.
config SAMA5_ADC_GAIN5
int "Channel 5 gain"
default 1
depends on SAMA5_ADC_CHAN5
range 0 3
---help---
Valid gain settings are {0, 1, 2, 3} which may be interpreted as
either {1, 1, 2, 4} if the channel is configured for single ended
mode or as {0.5, 1, 2, 2} if the channel is configured for
differential mode.
config SAMA5_ADC_GAIN6
int "Channel 6 gain"
default 1
depends on SAMA5_ADC_CHAN6
range 0 3
---help---
Valid gain settings are {0, 1, 2, 3} which may be interpreted as
either {1, 1, 2, 4} if the channel is configured for single ended
mode or as {0.5, 1, 2, 2} if the channel is configured for
differential mode.
config SAMA5_ADC_GAIN7
int "Channel 7 gain"
default 1
depends on SAMA5_ADC_CHAN7
range 0 3
---help---
Valid gain settings are {0, 1, 2, 3} which may be interpreted as
either {1, 1, 2, 4} if the channel is configured for single ended
mode or as {0.5, 1, 2, 2} if the channel is configured for
differential mode.
config SAMA5_ADC_GAIN8
int "Channel 8 gain"
default 1
depends on SAMA5_ADC_CHAN8
range 0 3
---help---
Valid gain settings are {0, 1, 2, 3} which may be interpreted as
either {1, 1, 2, 4} if the channel is configured for single ended
mode or as {0.5, 1, 2, 2} if the channel is configured for
differential mode.
config SAMA5_ADC_GAIN9
int "Channel 9 gain"
default 1
depends on SAMA5_ADC_CHAN9
range 0 3
---help---
Valid gain settings are {0, 1, 2, 3} which may be interpreted as
either {1, 1, 2, 4} if the channel is configured for single ended
mode or as {0.5, 1, 2, 2} if the channel is configured for
differential mode.
config SAMA5_ADC_GAIN10
int "Channel 10 gain"
default 1
depends on SAMA5_ADC_CHAN10
range 0 3
---help---
Valid gain settings are {0, 1, 2, 3} which may be interpreted as
either {1, 1, 2, 4} if the channel is configured for single ended
mode or as {0.5, 1, 2, 2} if the channel is configured for
differential mode.
config SAMA5_ADC_GAIN11
int "Channel 11 gain"
default 1
depends on SAMA5_ADC_CHAN11
range 0 3
---help---
Valid gain settings are {0, 1, 2, 3} which may be interpreted as
either {1, 1, 2, 4} if the channel is configured for single ended
mode or as {0.5, 1, 2, 2} if the channel is configured for
differential mode.
endmenu # Channel gain
menu "Channel offsets"
config SAMA5_ADC_OFFSET0
bool "Channel 0 offset"
default n
depends on SAMA5_ADC_CHAN0
---help---
Center the channel 0 analog signal on Vrefin/2 before the gain
scaling.
config SAMA5_ADC_OFFSET1
bool "Channel 1 offset"
default n
depends on SAMA5_ADC_CHAN1
---help---
Center the channel 1 analog signal on Vrefin/2 before the gain
scaling.
config SAMA5_ADC_OFFSET2
bool "Channel 2 offset"
default n
depends on SAMA5_ADC_CHAN2
---help---
Center the channel 2 analog signal on Vrefin/2 before the gain
scaling.
config SAMA5_ADC_OFFSET3
bool "Channel 3 offset"
default n
depends on SAMA5_ADC_CHAN3
---help---
Center the channel 3 analog signal on Vrefin/2 before the gain
scaling.
config SAMA5_ADC_OFFSET4
bool "Channel 4 offset"
default n
depends on SAMA5_ADC_CHAN4
---help---
Center the channel 4 analog signal on Vrefin/2 before the gain
scaling.
config SAMA5_ADC_OFFSET5
bool "Channel 5 offset"
default n
depends on SAMA5_ADC_CHAN5
---help---
Center the channel 5 analog signal on Vrefin/2 before the gain
scaling.
config SAMA5_ADC_OFFSET6
bool "Channel 6 offset"
default n
depends on SAMA5_ADC_CHAN6
---help---
Center the channel 6 analog signal on Vrefin/2 before the gain
scaling.
config SAMA5_ADC_OFFSET7
bool "Channel 7 offset"
default n
depends on SAMA5_ADC_CHAN7
---help---
Center the channel 7 analog signal on Vrefin/2 before the gain
scaling.
config SAMA5_ADC_OFFSET8
bool "Channel 8 offset"
default n
depends on SAMA5_ADC_CHAN8
---help---
Center the channel 8 analog signal on Vrefin/2 before the gain
scaling.
config SAMA5_ADC_OFFSET9
bool "Channel 9 offset"
default n
depends on SAMA5_ADC_CHAN9
---help---
Center the channel 9 analog signal on Vrefin/2 before the gain
scaling.
config SAMA5_ADC_OFFSET10
bool "Channel 10 offset"
default n
depends on SAMA5_ADC_CHAN10
---help---
Center the channel 10 analog signal on Vrefin/2 before the gain
scaling.
config SAMA5_ADC_OFFSET11
bool "Channel 11 offset"
default n
depends on SAMA5_ADC_CHAN11
---help---
Center the channel 11 analog signal on Vrefin/2 before the gain
scaling.
endmenu # Channel offsets
menu "Channel differential mode"
config SAMA5_ADC_DIFFMODE0
bool "Channel 0 differential mode"
default n
depends on SAMA5_ADC_CHAN0
---help---
Selects differential (vs. single-ended mode) for ADC channel 0
config SAMA5_ADC_DIFFMODE1
bool "Channel 1 differential mode"
default n
depends on SAMA5_ADC_CHAN1
---help---
Selects differential (vs. single-ended mode) for ADC channel 1
config SAMA5_ADC_DIFFMODE2
bool "Channel 2 differential mode"
default n
depends on SAMA5_ADC_CHAN2
---help---
Selects differential (vs. single-ended mode) for ADC channel 2
config SAMA5_ADC_DIFFMODE3
bool "Channel 3 differential mode"
default n
depends on SAMA5_ADC_CHAN3
---help---
Selects differential (vs. single-ended mode) for ADC channel 3
config SAMA5_ADC_DIFFMODE4
bool "Channel 4 differential mode"
default n
depends on SAMA5_ADC_CHAN4
---help---
Selects differential (vs. single-ended mode) for ADC channel 4
config SAMA5_ADC_DIFFMODE5
bool "Channel 5 differential mode"
default n
depends on SAMA5_ADC_CHAN5
---help---
Selects differential (vs. single-ended mode) for ADC channel 5
config SAMA5_ADC_DIFFMODE6
bool "Channel 6 differential mode"
default n
depends on SAMA5_ADC_CHAN6
---help---
Selects differential (vs. single-ended mode) for ADC channel 6
config SAMA5_ADC_DIFFMODE7
bool "Channel 7 differential mode"
default n
depends on SAMA5_ADC_CHAN7
---help---
Selects differential (vs. single-ended mode) for ADC channel 7
config SAMA5_ADC_DIFFMODE8
bool "Channel 8 differential mode"
default n
depends on SAMA5_ADC_CHAN8
---help---
Selects differential (vs. single-ended mode) for ADC channel 8
config SAMA5_ADC_DIFFMODE9
bool "Channel 9 differential mode"
default n
depends on SAMA5_ADC_CHAN9
---help---
Selects differential (vs. single-ended mode) for ADC channel 9
config SAMA5_ADC_DIFFMODE10
bool "Channel 10 differential mode"
default n
depends on SAMA5_ADC_CHAN10
---help---
Selects differential (vs. single-ended mode) for ADC channel 10
config SAMA5_ADC_DIFFMODE11
bool "Channel 11 differential mode"
default n
depends on SAMA5_ADC_CHAN11
---help---
Selects differential (vs. single-ended mode) for ADC channel 11
endmenu # Differential mode
endif # SAMA5_ADC_ANARCH
if !SAMA5_ADC_ANARCH
config SAMA5_ADC_GAIN
int "Analog gain"
default 1
depends on SAMA5_ADC_CHAN0
range 0 3
---help---
Valid gain settings are {0, 1, 2, 3} which may be interpreted as
either {1, 1, 2, 4} if the channels are configured for single ended
mode or as {0.5, 1, 2, 2} if the channels are configured for
differential mode.
config SAMA5_ADC_OFFSET
bool "Offset"
default n
---help---
Center the analog signal on Vrefin/2 before the gain scaling.
config SAMA5_ADC_DIFFMODE
bool "Differential mode"
default n
---help---
Selects differential (vs. single-ended mode)
endif # !SAMA5_ADC_ANARCH
menu "ADC Trigger Selection"
choice
prompt "ADC trigger mode"
default SAMA5_ADC_SWTRIG
---help---
Select the event that will trigger the A-to-D conversion sequence.
config SAMA5_ADC_SWTRIG
bool "Software trigger"
---help---
A-to-D Conversion is initiated only by sofware via an ioctl()
config SAMA5_ADC_ADTRG
bool "External trigger via the ADTRG pin"
---help---
A-to-D Conversion is initiated an event on the ADTRG pin.
config SAMA5_ADC_TIOATRIG
bool "TC0 ouput A trigger"
depends on SAMA5_TC0
---help---
A-to-D Conversion is initiated the A output from one of
Timer/Counter 0 channels.
endchoice # Trigger mode
choice
prompt "ADTRG edge"
default SAMA5_ADC_ADTRG_BOTH
depends on SAMA5_ADC_ADTRG
config SAMA5_ADC_ADTRG_RISING
bool "Rising edge"
---help---
Trigger A-to-D conversion on the rising edge of the ADTRG signal.
config SAMA5_ADC_ADTRG_FALLING
bool "Falling edge"
---help---
Trigger A-to-D conversion on the falling edge of the ADTRG signal.
config SAMA5_ADC_ADTRG_BOTH
bool "Both edges"
---help---
Trigger A-to-D conversion on both edges of the ADTRG signal
endchoice # ADTRG edge
if SAMA5_ADC_TIOATRIG
config SAMA5_ADC_TIOAFREQ
int "ADC sampling frequency"
default 1
---help---
This setting provides the rate at which the timer will driver ADC
sampling.
choice
prompt "TC0 channel"
default SAMA5_ADC_TIOA0TRIG
config SAMA5_ADC_TIOA0TRIG
bool "TC0 Channel 0 Output A"
select SAMA5_TC0_TIOA0
---help---
A-to-D conversion is triggered by the TC0 channel 0 output A signal.
This output must be enabled independently in the Timer/Counter
driver configuration for this to work.
config SAMA5_ADC_TIOA1TRIG
bool "TC0 Channel 1 Output A"
select SAMA5_TC0_TIOA1
---help---
A-to-D conversion is triggered by the TC0 channel 1 output A signal.
This output must be enabled independently in the Timer/Counter
driver configuration for this to work.
config SAMA5_ADC_TIOA2TRIG
bool "TC0 Channel 2 Output A"
select SAMA5_TC0_TIOA2
---help---
A-to-D conversion is triggered by the TC0 channel 2 output A signal.
This output must be enabled independently in the Timer/Counter
driver configuration for this to work.
endchoice # TC0 channel
choice
prompt "TIOAx edge"
default SAMA5_ADC_TIOA_BOTH
depends on SAMA5_ADC_TIOATRIG
config SAMA5_ADC_TIOA_RISING
bool "Rising edge"
---help---
Trigger A-to-D conversion on the rising edge of the TIOAx signal.
config SAMA5_ADC_TIOA_FALLING
bool "Falling edge"
---help---
Trigger A-to-D conversion on the falling edge of the TIOAx signal.
config SAMA5_ADC_TIOA_BOTH
bool "Both edges"
---help---
Trigger A-to-D conversion on both edges of the TIOAx signal
endchoice # ADTRG edge
endif # SAMA5_ADC_TIOATRIG
endmenu # ADC Trigger Selection
endif # SAMA5_ADC_HAVE_CHAN
config SAMA5_ADC_REGDEBUG
bool "Enable register-level ADC/touchscreen debug"
default n
depends on DEBUG
---help---
Enable very low register-level debug output.
endmenu # ADC Configuration
if SAMA5_TC0 || SAMA5_TC1
menu "Timer/counter Configuration"
if SAMA5_TC0
config SAMA5_TC0_CLK0
bool "Enable TC0 channel 0 clock input pin"
default n
config SAMA5_TC0_TIOA0
bool "Enable TC0 channel 0 ouput A"
default n
config SAMA5_TC0_TIOB0
bool "Enable TC0 channel 0 ouput B"
default n
config SAMA5_TC0_CLK1
bool "Enable TC0 channel 1 clock input pin"
default n
config SAMA5_TC0_TIOA1
bool "Enable TC0 channel 1 ouput A"
default n
config SAMA5_TC0_TIOB1
bool "Enable TC0 channel 1 ouput B"
default n
config SAMA5_TC0_CLK2
bool "Enable TC0 channel 2 clock input pin"
default n
config SAMA5_TC0_TIOA2
bool "Enable TC0 channel 2 ouput A"
default n
config SAMA5_TC0_TIOB2
bool "Enable TC0 channel 2 ouput B"
default n
endif # SAMA5_TC0
if SAMA5_TC1
config SAMA5_TC1_CLK3
bool "Enable TC1 channel 3 clock input pin"
default n
config SAMA5_TC1_TIOA3
bool "Enable TC1 channel 3 ouput A"
default n
config SAMA5_TC1_TIOB3
bool "Enable TC1 channel 3 ouput B"
default n
config SAMA5_TC1_CLK4
bool "Enable TC1 channel 4 clock input pin"
default n
config SAMA5_TC1_TIOA4
bool "Enable TC1 channel 4 ouput A"
default n
config SAMA5_TC1_TIOB4
bool "Enable TC1 channel 4 ouput B"
default n
config SAMA5_TC1_CLK5
bool "Enable TC1 channel 5 clock input pin"
default n
config SAMA5_TC1_TIOA5
bool "Enable TC1 channel 5 ouput A"
default n
config SAMA5_TC1_TIOB5
bool "Enable TC1 channel 5 ouput B"
default n
endif # SAMA5_TC1
config SAMA5_TC_REGDEBUG
bool "TC Register level debug"
depends on DEBUG
default n
---help---
Output detailed register-level Timer/Counter device debug information.
Very invasive! Requires also DEBUG.
endmenu # Timer/counter Configuration
endif # SAMA5_TC0 || SAMA5_TC1
menu "Touchscreen configuration"
config SAMA5_TSD
bool "Touchscreen support"
default n
# depends on !SAMA5_ADC_HAVE_CHAN || EXPERIMENTAL
select INPUT
---help---
Configure the ADC to support a touchscreen
if SAMA5_TSD
choice
prompt "Touchscreen interface"
default SAMA5_TSD_4WIRE
---help---
Select the type of physical interface to the touchscreen
config SAMA5_TSD_4WIRE
bool "4-wire interface (with pressure)"
config SAMA5_TSD_4WIRENPM
bool "4-wire interface (without pressure)"
config SAMA5_TSD_5WIRE
bool "5-wire interface"
endchoice # Touchscreen interface
config SAMA5_TSD_SWAPXY
bool "Swap X/Y"
default n
---help---
Reverse the meaning of X and Y to handle different LCD orientations.
config SAMA5_TSD_THRESHX
int "X threshold"
default 12
---help---
New touch positions will only be reported when the X or Y data
changes by these thresholds. This trades reduces data rate for some
loss in dragging accuracy. For 12-bit values so the raw ranges are
0-4095. So for example, if your display is 320x240, then THRESHX=13
and THRESHY=17 would correspond to one pixel. Default: 12
config SAMA5_TSD_THRESHY
int "Y threshold"
default 12
---help---
New touch positions will only be reported when the X or Y data
changes by these thresholds. This trades reduces data rate for some
loss in dragging accuracy. For 12-bit values so the raw ranges are
0-4095. So for example, if your display is 320x240, then THRESHX=13
and THRESHY=17 would correspond to one pixel. Default: 12
config SAMA_TSD_RXP
int "X-panel resistance"
default 6
depends on SAMA5_TSD_4WIRE
---help---
The method to measure the pressure (Rp) applied to the touchscreen is
based on the known resistance of the X-Panel resistance (Rxp).
config SAMA5_TSD_NPOLLWAITERS
int "Number poll waiters"
default 4
depends on !DISABLE_POLL
---help---
Maximum number of threads that can be waiting on poll()
endif # SAMA5_TSD
endmenu # Touchscreen Configuration
endif # SAMA5_ADC
if SAMA5_PWM
menu "PWM configuration"
config SAMA5_PWM_CLKA
bool "Enable PWM CLKA"
default n
---help---
Enable the PWM CLKA source.
config SAMA5_PWM_CLKA_FREQUENCY
int "CLKA frequency"
default 1000
depends on SAMA5_PWM_CLKA
---help---
If the CLKA source is enabled, then you must also provide the
frequency of the CLKA. This frequency will be derived from from MCK
using a prescaler and divider. Therefore, a wide range of
frequencies are possible.
config SAMA5_PWM_CLKB
bool "Enable PWM CLKB"
default n
---help---
Enable the PWM CLKB source.
config SAMA5_PWM_CLKB_FREQUENCY
int "CLKB frequency"
default 1000
depends on SAMA5_PWM_CLKB
---help---
If the CLKB source is enabled, then you must also provide the
frequency of the CLKB. This frequency will be derived from from MCK
using a prescaler and divider. Therefore, a wide range of
frequencies are possible.
config SAMA5_PWM_CHAN0
bool "Enable PWM channel 0"
default n
if SAMA5_PWM_CHAN0
choice
prompt "PWM channel 0 clock source"
default SAMA5_PWM_CHAN0_MCK
config SAMA5_PWM_CHAN0_MCK
bool "MCK (divided)"
config SAMA5_PWM_CHAN0_CLKA
bool "CLKA"
depends on SAMA5_PWM_CLKA
config SAMA5_PWM_CHAN0_CLKB
bool "CLKB"
depends on SAMA5_PWM_CLKB
endchoice # PWM channel 0 clock source
config SAMA5_PWM_CHAN0_MCKDIV
int "MCK divider"
default 1
depends on SAMA5_PWM_CHAN0_MCK
---help---
If source clock for the PWM channel is the MCK, then you must also
specify the MCK divider to use with the MCK. The only valid options
are 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, and 1024. Other
selections will cause compile time errors.
config SAMA5_PWM_CHAN0_OUTPUTH
bool "Configure OUTPUT H pin"
default y
config SAMA5_PWM_CHAN0_OUTPUTL
bool "Configure OUTPUT L pin"
default n
config SAMA5_PWM_CHAN0_FAULTINPUT
bool "Configure Fault Input pin"
default n
endif # SAMA5_PWM_CHAN0
config SAMA5_PWM_CHAN1
bool "Enable PWM channel 1"
default n
if SAMA5_PWM_CHAN1
choice
prompt "PWM channel 1 clock source"
default SAMA5_PWM_CHAN1_MCK
config SAMA5_PWM_CHAN1_MCK
bool "MCK (divided)"
config SAMA5_PWM_CHAN1_CLKA
bool "CLKA"
depends on SAMA5_PWM_CLKA
config SAMA5_PWM_CHAN1_CLKB
bool "CLKB"
depends on SAMA5_PWM_CLKB
endchoice # PWM channel 1 clock source
config SAMA5_PWM_CHAN1_MCKDIV
int "MCK divider"
default 1
depends on SAMA5_PWM_CHAN1_MCK
---help---
If source clock for the PWM channel is the MCK, then you must also
specify the MCK divider to use with the MCK. The only valid options
are 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, and 1024. Other
selections will cause compile time errors.
config SAMA5_PWM_CHAN1_OUTPUTH
bool "Configure OUTPUT H pin"
default y
config SAMA5_PWM_CHAN1_OUTPUTL
bool "Configure OUTPUT L pin"
default n
config SAMA5_PWM_CHAN1_FAULTINPUT
bool "Configure Fault Input pin"
default n
endif # SAMA5_PWM_CHAN1
config SAMA5_PWM_CHAN2
bool "Enable PWM channel 2"
default n
if SAMA5_PWM_CHAN2
choice
prompt "PWM channel 2 clock source"
default SAMA5_PWM_CHAN2_MCK
config SAMA5_PWM_CHAN2_MCK
bool "MCK (divided)"
config SAMA5_PWM_CHAN2_CLKA
bool "CLKA"
depends on SAMA5_PWM_CLKA
config SAMA5_PWM_CHAN2_CLKB
bool "CLKB"
depends on SAMA5_PWM_CLKB
endchoice # PWM channel 2 clock source
config SAMA5_PWM_CHAN2_MCKDIV
int "MCK divider"
default 1
depends on SAMA5_PWM_CHAN2_MCK
---help---
If source clock for the PWM channel is the MCK, then you must also
specify the MCK divider to use with the MCK. The only valid options
are 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, and 1024. Other
selections will cause compile time errors.
config SAMA5_PWM_CHAN2_OUTPUTH
bool "Configure OUTPUT H pin"
default y
config SAMA5_PWM_CHAN2_OUTPUTL
bool "Configure OUTPUT L pin"
default n
config SAMA5_PWM_CHAN2_FAULTINPUT
bool "Configure Fault Input pin"
default n
endif # SAMA5_PWM_CHAN2
config SAMA5_PWM_CHAN3
bool "Enable PWM channel 3"
default n
if SAMA5_PWM_CHAN3
choice
prompt "PWM channel 3 clock source"
default SAMA5_PWM_CHAN3_MCK
config SAMA5_PWM_CHAN3_MCK
bool "MCK (divided)"
config SAMA5_PWM_CHAN3_CLKA
bool "CLKA"
depends on SAMA5_PWM_CLKA
config SAMA5_PWM_CHAN3_CLKB
bool "CLKB"
depends on SAMA5_PWM_CLKB
endchoice # PWM channel 3 clock source
config SAMA5_PWM_CHAN3_MCKDIV
int "MCK divider"
default 1
depends on SAMA5_PWM_CHAN3_MCK
---help---
If source clock for the PWM channel is the MCK, then you must also
specify the MCK divider to use with the MCK. The only valid options
are 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, and 1024. Other
selections will cause compile time errors.
config SAMA5_PWM_CHAN3_OUTPUTH
bool "Configure OUTPUT H pin"
default y
config SAMA5_PWM_CHAN3_OUTPUTL
bool "Configure OUTPUT L pin"
default n
config SAMA5_PWM_CHAN3_FAULTINPUT
bool "Configure Fault Input pin"
default n
endif # SAMA5_PWM_CHAN3
config SAMA5_PWM_REGDEBUG
bool "Enable register-level PWM debug"
default n
depends on DEBUG
---help---
Enable very low register-level debug output.
endmenu # PWM configuration
endif # SAMA5_PWM
if SAMA5_WDT
menu "Watchdog Configuration"
config SAMA5_WDT_INTERRUPT
bool "Interrupt on timeout"
default n
---help---
The normal behavior is to reset everything when a watchdog timeout
occurs. An alternative behavior is to simply interrupt when the
timeout occurs. This setting enables that alternative behavior.
config SAMA5_WDT_DEBUGHALT
bool "Halt on DEBUG"
default y if DEBUG
default n if !DEBUG
---help---
Halt the watchdog timer in the debug state
config SAMA5_WDT_IDLEHALT
bool "Halt in IDLE"
default y
---help---
Halt the watchdog timer in the IDLE state
config SAMA5_WDT_REGDEBUG
bool "Register level debug"
default n
depends on DEBUG
---help---
Enable low-level register debug output
endmenu # Watchdog configuration
endif # SAMA5_WDT
menu "External Memory Configuration"
config SAMA5_DDRCS
bool "External DDR-SDRAM Memory"
default n
depends on SAMA5_MPDDRC
select ARCH_HAVE_SDRAM
---help---
Build in support for DDR-SDRAM memory resources.
if SAMA5_DDRCS
config SAMA5_DDRCS_SIZE
int "DDR-SDRAM Memory size"
default 0
---help---
Mapped size of the DDR-SDRAM memory region.
choice
prompt "DDR-SDRAM Memory Type"
default SAMA5_DDRCS_LPDDR1
---help---
Select the type of DDR-SDRAM memory present
config SAMA5_DDRCS_LPDDR1
bool "Low-power DDR1-SDRAM (LPDDR1)"
config SAMA5_DDRCS_LPDDR2
bool "Low-power DDR2-SDRAM-S4 (LPDDR2)"
endchoice # DDR-SDRAM Memory Type
endif # SAMA5_DDRCS
config SAMA5_EBICS0
bool "External CS0 Memory"
default n
depends on SAMA5_HSMC
---help---
Build in support for memory resources in the chip select 0 (CS0)
memory region.
if SAMA5_EBICS0
config SAMA5_EBICS0_SIZE
int "CS0 Memory size"
default 0
---help---
Mapped size of the memory region at CS0.
choice
prompt "CS0 Memory Type"
default SAMA5_EBICS0_NOR
---help---
Select the type of memory present on CS0
config SAMA5_EBICS0_SRAM
bool "SRAM"
config SAMA5_EBICS0_PSRAM
bool "PSRAM"
config SAMA5_EBICS0_PROM
bool "PROM"
config SAMA5_EBICS0_EEPROM
bool "EEPROM"
config SAMA5_EBICS0_EPROM
bool "EPROM"
config SAMA5_EBICS0_LCD
bool "LCD"
config SAMA5_EBICS0_NOR
bool "NOR Flash"
# CS0 cannot support NAND
# config SAMA5_EBICS0_NAND
# bool "NAND Flash"
# select MTD
# select MTD_NAND
# select SAMA5_HAVE_NAND
endchoice # CS0 Memory Type
# CS0 cannot support NAND
# choice
# prompt "NAND ECC type"
# default SAMA5_EBICS0_ECCNONE
# depends on SAMA5_EBICS0_NAND
#
# config SAMA5_EBICS0_ECCNONE
# bool "No ECC"
# ---help---
# Only raw transfers to/from NAND are supported
#
# config SAMA5_EBICS0_SWECC
# bool "Software ECC"
# depends on MTD_NAND_SWECC
# ---help---
# ECC is performed by higher level software logic
#
# config SAMA5_EBICS0_PMECC
# bool "NAND H/W PMECC Support"
# depends on MTD_NAND_HWECC
# select SAMA5_HAVE_PMECC
# ---help---
# Enable hardware assisted support for ECC calculations
#
# config SAMA5_EBICS0_CHIPECC
# bool "Embedded chip ECC"
# depends on MTD_NAND_EMBEDDEDECC
# ---help---
# Some NAND devices have internal, embedded ECC function.
#
# endchoice # NAND ECC type
endif # SAMA5_EBICS0
config SAMA5_EBICS1
bool "External CS1 Memory"
default n
depends on SAMA5_HSMC
---help---
Build in support for memory resources in the chip select 1 (CS1)
memory region.
if SAMA5_EBICS1
config SAMA5_EBICS1_SIZE
int "CS1 Memory size"
default 0
---help---
Mapped size of the memory region at CS1.
choice
prompt "CS1 Memory Type"
default SAMA5_EBICS1_NOR
---help---
Select the type of memory present on CS1
config SAMA5_EBICS1_SRAM
bool "SRAM"
config SAMA5_EBICS1_PSRAM
bool "PSRAM"
config SAMA5_EBICS1_PROM
bool "PROM"
config SAMA5_EBICS1_EEPROM
bool "EEPROM"
config SAMA5_EBICS1_EPROM
bool "EPROM"
config SAMA5_EBICS1_LCD
bool "LCD"
config SAMA5_EBICS1_NOR
bool "NOR Flash"
# CS1 cannot support NAND
# config SAMA5_EBICS1_NAND
# bool "NAND Flash"
# select MTD
# select MTD_NAND
# select SAMA5_HAVE_NAND
endchoice # CS1 Memory Type
# CS1 cannot support NAND
# choice
# prompt "NAND ECC type"
# default SAMA5_EBICS1_ECCNONE
# depends on SAMA5_EBICS1_NAND
#
# config SAMA5_EBICS1_ECCNONE
# bool "No ECC"
# ---help---
# Only raw transfers to/from NAND are supported
#
# config SAMA5_EBICS1_SWECC
# bool "Software ECC"
# depends on MTD_NAND_SWECC
# ---help---
# ECC is performed by higher level software logic
#
# config SAMA5_EBICS1_PMECC
# bool "NAND H/W PMECC Support"
# depends on MTD_NAND_HWECC
# select SAMA5_HAVE_PMECC
# ---help---
# Enable hardware assisted support for ECC calculations
#
# config SAMA5_EBICS1_CHIPECC
# bool "Embedded chip ECC"
# depends on MTD_NAND_EMBEDDEDECC
# ---help---
# Some NAND devices have internal, embedded ECC function.
#
# endchoice # NAND ECC type
endif # SAMA5_EBICS1
config SAMA5_EBICS2
bool "External CS2 Memory"
depends on SAMA5_HSMC
default n
---help---
Build in support for memory resources in the chip select 2 (CS2)
memory region.
if SAMA5_EBICS2
config SAMA5_EBICS2_SIZE
int "CS2 Memory size"
default 0
---help---
Mapped size of the memory region at CS2.
choice
prompt "CS2 Memory Type"
default SAMA5_EBICS2_NOR
---help---
Select the type of memory present on CS2
config SAMA5_EBICS2_SRAM
bool "SRAM"
config SAMA5_EBICS2_PSRAM
bool "PSRAM"
config SAMA5_EBICS2_PROM
bool "PROM"
config SAMA5_EBICS2_EEPROM
bool "EEPROM"
config SAMA5_EBICS2_EPROM
bool "EPROM"
config SAMA5_EBICS2_LCD
bool "LCD"
config SAMA5_EBICS2_NOR
bool "NOR Flash"
# CS2 cannot support NAND
# config SAMA5_EBICS2_NAND
# bool "NAND Flash"
# select MTD
# select MTD_NAND
# select SAMA5_HAVE_NAND
endchoice # CS2 Memory Type
# CS2 cannot support NAND
# choice
# prompt "NAND ECC type"
# default SAMA5_EBICS2_ECCNONE
# depends on SAMA5_EBICS2_NAND
#
# config SAMA5_EBICS2_ECCNONE
# bool "No ECC"
# ---help---
# Only raw transfers to/from NAND are supported
#
# config SAMA5_EBICS2_SWECC
# bool "Software ECC"
# depends on MTD_NAND_SWECC
# ---help---
# ECC is performed by higher level software logic
#
# config SAMA5_EBICS2_PMECC
# bool "NAND H/W PMECC Support"
# depends on MTD_NAND_HWECC
# select SAMA5_HAVE_PMECC
# ---help---
# Enable hardware assisted support for ECC calculations
#
# config SAMA5_EBICS2_CHIPECC
# bool "Embedded chip ECC"
# depends on MTD_NAND_EMBEDDEDECC
# ---help---
# Some NAND devices have internal, embedded ECC function.
#
# endchoice # NAND ECC type
endif # SAMA5_EBICS2
config SAMA5_EBICS3
bool "External CS3 Memory"
default n
depends on SAMA5_HSMC
---help---
Build in support for memory resources in the chip select 3 (CS3)
memory region.
if SAMA5_EBICS3
config SAMA5_EBICS3_SIZE
int "CS3 Memory size"
default 0
---help---
Mapped size of the memory region at CS3.
choice
prompt "CS3 Memory Type"
default SAMA5_EBICS3_NOR
---help---
Select the type of memory present on CS3
config SAMA5_EBICS3_SRAM
bool "SRAM"
config SAMA5_EBICS3_PSRAM
bool "PSRAM"
config SAMA5_EBICS3_PROM
bool "PROM"
config SAMA5_EBICS3_EEPROM
bool "EEPROM"
config SAMA5_EBICS3_EPROM
bool "EPROM"
config SAMA5_EBICS3_LCD
bool "LCD"
config SAMA5_EBICS3_NOR
bool "NOR Flash"
config SAMA5_EBICS3_NAND
bool "NAND Flash"
select MTD
select MTD_NAND
select SAMA5_HAVE_NAND
endchoice # CS3 Memory Type
choice
prompt "NAND ECC type"
default SAMA5_EBICS3_ECCNONE
depends on SAMA5_EBICS3_NAND
config SAMA5_EBICS3_ECCNONE
bool "No ECC"
---help---
Only raw transfers to/from NAND are supported
config SAMA5_EBICS3_SWECC
bool "Software ECC"
depends on MTD_NAND_SWECC
---help---
ECC is performed by higher level software logic
config SAMA5_EBICS3_PMECC
bool "NAND H/W PMECC Support"
depends on MTD_NAND_HWECC
select SAMA5_HAVE_PMECC
---help---
Enable hardware assisted support for ECC calculations
config SAMA5_EBICS3_CHIPECC
bool "Embedded chip ECC"
depends on MTD_NAND_EMBEDDEDECC
---help---
Some NAND devices have internal, embedded ECC function.
endchoice # NAND ECC type
endif # SAMA5_EBICS3
config SAMA5_HAVE_NAND
bool
default n
config SAMA5_HAVE_PMECC
bool
default n
if SAMA5_HAVE_NAND
config SAMA5_NAND_DMA
bool "NAND DMA Transfers"
default y
depends on SAMA5_DMAC0
---help---
Use memory-to-memory DMA to perform NAND data transfers. NOTE that
DMAC0 must be selected (DMAC1 cannot access NFC SRAM).
config SAMA5_NAND_DMA_THRESHOLD
int "DMA threshold"
default 784
depends on SAMA5_NAND_DMA
---help---
Defines a threshold value for performing memory-to-memory DMA.
If memory-to-memory DMAs are used, then two context switches will
occur: (1) when the NAND logic waits for the DMA to complete, and
(2) again when the DMA completes and the NAND logic is re-awakened.
Each context switch will required saving and restoring a set of
registers defining the task state. Those register include the PSR,
16 general purpose registers, and 32 floating point registers or
about 196 bytes per task state. That is then 392*2 bytes per
context and 784 bytes for both. Plus there is processing overhead.
So certainly, there is no reason to use a memory-to-memory DMA
transfer for much smaller blocks of data.
config SAMA5_NAND_READYBUSY
bool "NAND Ready/Busy"
default n
---help---
Board logic supports and interface to detect NAND Busy/Ready signal.
If defined, the board must provide:
bool board_nand_busy(int cs);
config SAMA5_NAND_CE
bool "NAND Chip Enable"
default n
---help---
Board logic supports and interface to control the NAND Chip Enable signal.
If defined, the board must provide:
void board_nand_ce(int cs, bool enable);
if SAMA5_HAVE_PMECC
config MTD_NAND_MAX_PMECCSIZE
int "Max H/W ECC size"
default 200
---help---
Maximum HW ECC size
config SAMA5_PMECC_TRIMPAGE
bool "Trim page support"
default n
---help---
Support page trimming. This behavior was found to fix both UBI and
JFFS2 images written to cleanly erased NAND partitions. NOTE:
Nothing in the code base now uses these trim pages. Option support
is provided in case it becomes necessary in the future.
config SAMA5_PMECC_EMBEDDEDALGO
bool "ROM ECC detection/correction"
default y
---help---
The SAMA5D3 ROM code embeds the software used in the process of ECC
detection/correction: function pmecc_correctionalgo(). If this
option is selected, the ROM code will be used. If not, then the an
implementation pmecc_correctionalgo() will be built into the NuttX
image.
config SAMA5_PMECC_EMBEDDEDALGO_ADDR
hex "Address of ROM ECC detection/correction"
default 0x00104510
depends on SAMA5_PMECC_EMBEDDEDALGO
---help---
The ROM code embeds the software used in the process of ECC
detection/correction at this address. Don't change this address
unless you know what you are doing.
config SAMA5_PMECC_GALOIS_ROMTABLES
bool "ROM Galois Tables"
default y
---help---
Support the PMECC algorithm using Galois tables in ROM.
if SAMA5_PMECC_GALOIS_ROMTABLES
config SAMA5_PMECC_GALOIS_TABLE512_ROMADDR
hex "Address of Galois Table 512"
default 0x00110000
---help---
Address of Galois Field Table 512 mapping in ROM. Don't change this
address unless you know what you are doing.
config SAMA5_PMECC_GALOIS_TABLE1024_ROMADDR
hex "Address of Galois Table 1024"
default 0x00118000
---help---
Address of Galois Field Table 1024 mapping in ROM. Don't change this
address unless you know what you are doing.
endif # SAMA5_PMECC_GALOIS_ROMTABLES
config SAMA5_PMECC_GALOIS_CUSTOM
bool "Custom Galois Tables"
default n
---help---
Build in support to build Galois tables on-the-fly. No current used
by any NuttX logic.
endif # SAMA5_HAVE_PMECC
config SAMA5_NAND_DMADEBUG
bool "NAND DMA transfer debug"
depends on SAMA5_NAND_DMA && DEBUG && DEBUG_DMA
default n
---help---
Enable special debug instrumentation analyze NAND DMA data transfers.
This logic is as non-invasive as possible: It samples DMA
registers at key points in the data transfer and then dumps all of
the registers at the end of the transfer.
config SAMA5_NAND_REGDEBUG
bool "Register-Level NAND Debug"
default n
depends on DEBUG && DEBUG_FS
---help---
Enable very low-level register access debug. Depends on DEBUG and
DEBUG_FS.
config SAMA5_NAND_DUMP
bool "NAND data dump"
default n
depends on DEBUG && DEBUG_FS
---help---
Dump the contents of all data read and written to FLAH. Depends on
DEBUG and DEBUG_FS.
endif # SAMA5_HAVE_NAND
endmenu # External Memory Configuration
choice
prompt "SAMA5 Boot Configuration"
default SAMA5_BOOT_ISRAM
---help---
The startup code needs to know if the code is running from internal SRAM,
external SRAM, or CS0-3 in order to initialize properly. Note that the
boot device is not specified for cases where the code is copied into
internal SRAM; those cases are all covered by SAMA5_BOOT_ISRAM.
config SAMA5_BOOT_ISRAM
bool "Running from internal SRAM"
config SAMA5_BOOT_SDRAM
bool "Running from external SDRAM"
depends on SAMA5_DDRCS
config SAMA5_BOOT_CS0FLASH
bool "Running in external FLASH CS0"
depends on SAMA5_EBICS0_NOR
config SAMA5_BOOT_CS0SRAM
bool "Running in external FLASH CS0"
depends on SAMA5_EBICS0_SRAM || SAMA5_EBICS0_PSRAM
config SAMA5_BOOT_CS1FLASH
bool "Running in external FLASH CS1"
depends on SAMA5_EBICS1_NOR
config SAMA5_BOOT_CS1SRAM
bool "Running in external FLASH CS1"
depends on SAMA5_EBICS1_SRAM || SAMA5_EBICS1_PSRAM
config SAMA5_BOOT_CS2FLASH
bool "Running in external FLASH CS2"
depends on SAMA5_EBICS2_NOR
config SAMA5_BOOT_CS2SRAM
bool "Running in external FLASH CS2"
depends on SAMA5_EBICS2_SRAM || SAMA5_EBICS2_PSRAM
config SAMA5_BOOT_CS2FLASH
bool "Running in external FLASH CS3"
depends on SAMA5_EBICS3_NOR
config SAMA5_BOOT_CS3SRAM
bool "Running in external FLASH CS3"
depends on SAMA5_EBICS3_SRAM || SAMA5_EBICS3_PSRAM
endchoice # SAMA5 Boot Configuration
menu "Heap Configuration"
config SAMA5_ISRAM_HEAP
bool "Include ISRAM in heap"
default y
depends on !SAMA5_BOOT_ISRAM
---help---
Include the internal SRAM memory in the heap.
NOTE: MM_REGIONS must also be set to indicate the total number of
memory regions to be added to the heap.
*** DO NOT SELECT THIS OPTION IF YOU ARE EXECUTING FROM INTERNAL SRAM!!**
In this case, the remaining ISRAM will automatically be added to the
heap (using RAM_END).
config SAMA5_DDRCS_HEAP
bool "Include DDR-SDRAM in heap"
default y
depends on SAMA5_DDRCS && !SAMA5_BOOT_SDRAM
---help---
Include the DDR-SDRAM memory in the heap.
NOTE: MM_REGIONS must also be set to indicate the total number of
memory regions to be added to the heap.
*** DO NOT SELECT THIS OPTION IF YOU ARE EXECUTING FROM SDRAM!!**
In this case, the remaining SDRAM will automatically be added to the
heap (using RAM_END)
if SAMA5_DDRCS_HEAP
config SAMA5_DDRCS_HEAP_OFFSET
int "DDR-SDRAM offset"
default 0
---help---
Preserve this number of bytes at the beginning of SDRAM. The
portion of DRAM beginning at this offset from the DDRCS base will
be added to the heap.
config SAMA5_DDRCS_HEAP_SIZE
int "DDR-SDRAM size"
default 0
---help---
Add the region of DDR-SDRAM beginning at SAMA5_DDRCS_HEAP_OFFSET
and of size SAMA5_DDRCS_HEAP_SIZE to the heap.
endif #SAMA5_DDRCS_HEAP
config SAMA5_EBICS0_HEAP
bool "Include EBICS0 SRAM/PSRAM in heap"
default y
depends on (SAMA5_EBICS0_SRAM || SAMA5_EBICS0_PSRAM) && !SAMA5_BOOT_CS0SRAM
---help---
Include the CS0 SRAM/PSREAM memory in the heap.
NOTE: MM_REGIONS must also be set to indicate the total number of
memory regions to be added to the heap.
*** DO NOT SELECT THIS OPTION IF YOU ARE EXECUTING FROM CS0 SRAM!!**
In this case, the remaining SRAM will automatically be added to the
heap (using RAM_END).
if SAMA5_EBICS0_HEAP
config SAMA5_EBICS0_HEAP_OFFSET
int "EBICS0 RAM offset"
default 0
---help---
Preserve this number of bytes at the beginning of RAM. The
portion of RAM beginning at this offset from the EBICS0 base will
be added to the heap.
config SAMA5_EBICS0_HEAP_SIZE
int "EBICS0 RAM size"
default 0
---help---
Add the region of RAM beginning at SAMA5_EBICS0_HEAP_OFFSET
and of size SAMA5_EBICS0_HEAP_SIZE to the heap.
endif #SAMA5_EBICS0_HEAP
config SAMA5_EBICS1_HEAP
bool "Include EBICS1 SRAM/PSRAM in heap"
default y
depends on (SAMA5_EBICS1_SRAM || SAMA5_EBICS1_PSRAM) && !SAMA5_BOOT_CS1SRAM
---help---
Include the CS1 SRAM/PSREAM memory in the heap.
NOTE: MM_REGIONS must also be set to indicate the total number of
memory regions to be added to the heap.
*** DO NOT SELECT THIS OPTION IF YOU ARE EXECUTING FROM CS1 SRAM!!**
In this case, the remaining SRAM will automatically be added to the
heap (using RAM_END).
if SAMA5_EBICS1_HEAP
config SAMA5_EBICS1_HEAP_OFFSET
int "EBICS1 RAM offset"
default 0
---help---
Preserve this number of bytes at the beginning of RAM. The
portion of DRAM beginning at this offset from the EBICS1 base will
be added to the heap.
config SAMA5_EBICS1_HEAP_SIZE
int "EBICS1 RAM size"
default 0
---help---
Add the region of RAM beginning at SAMA5_EBICS1_HEAP_OFFSET
and of size SAMA5_EBICS1_HEAP_SIZE to the heap.
endif #SAMA5_EBICS1_HEAP
config SAMA5_EBICS2_HEAP
bool "Include EBICS2 SRAM/PSRAM in heap"
default y
depends on (SAMA5_EBICS2_SRAM || SAMA5_EBICS2_PSRAM) && !SAMA5_BOOT_CS2SRAM
---help---
Include the CS2 SRAM/PSREAM memory in the heap.
NOTE: MM_REGIONS must also be set to indicate the total number of
memory regions to be added to the heap.
*** DO NOT SELECT THIS OPTION IF YOU ARE EXECUTING FROM CS2 SRAM!!**
In this case, the remaining SRAM will automatically be added to the
heap (using RAM_END).
if SAMA5_EBICS2_HEAP
config SAMA5_EBICS2_HEAP_OFFSET
int "EBICS2 RAM offset"
default 0
---help---
Preserve this number of bytes at the beginning of RAM. The
portion of DRAM beginning at this offset from the EBICS2 base will
be added to the heap.
config SAMA5_EBICS2_HEAP_SIZE
int "EBICS2 RAM size"
default 0
---help---
Add the region of RAM beginning at SAMA5_EBICS2_HEAP_OFFSET
and of size SAMA5_EBICS2_HEAP_SIZE to the heap.
endif #SAMA5_EBICS2_HEAP
config SAMA5_EBICS3_HEAP
bool "Include EBICS3 SRAM/PSRAM in heap"
default y
depends on (SAMA5_EBICS3_SRAM || SAMA5_EBICS3_PSRAM) && !SAMA5_BOOT_CS3SRAM
---help---
Include the CS3 SRAM/PSREAM memory in the heap.
*** DO NOT SELECT THIS OPTION IF YOU ARE EXECUTING FROM CS3 SRAM!!**
In this case, the remaining SRAM will automatically be added to the
heap (using RAM_END).
if SAMA5_EBICS3_HEAP
config SAMA5_EBICS3_HEAP_OFFSET
int "EBICS3 RAM offset"
default 0
---help---
Preserve this number of bytes at the beginning of RAM. The
portion of DRAM beginning at this offset from the EBICS3 base will
be added to the heap.
config SAMA5_EBICS3_HEAP_SIZE
int "EBICS3 RAM size"
default 0
---help---
Add the region of RAM beginning at SAMA5_EBICS3_HEAP_OFFSET
and of size SAMA5_EBICS3_HEAP_SIZE to the heap.
endif #SAMA5_EBICS3_HEAP
endmenu # Heap Configuration
endif # ARCH_CHIP_SAMA5
|