summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorPaul Phillips <paulp@improving.org>2009-11-22 01:26:04 +0000
committerPaul Phillips <paulp@improving.org>2009-11-22 01:26:04 +0000
commit19dc226f24461aa3c1a81f6b79ce985cfcfc2edd (patch)
tree81b2e79044100e8fea2bdf476365951e7e07743c /src
parent442766475e500840284167b09b148fe00e00ef34 (diff)
downloadscala-19dc226f24461aa3c1a81f6b79ce985cfcfc2edd.tar.gz
scala-19dc226f24461aa3c1a81f6b79ce985cfcfc2edd.tar.bz2
scala-19dc226f24461aa3c1a81f6b79ce985cfcfc2edd.zip
Fix (I think) for recently introduced MSIL brea...
Fix (I think) for recently introduced MSIL breakage stemming from eliminating deprecation warnings.
Diffstat (limited to 'src')
-rw-r--r--src/compiler/scala/tools/nsc/backend/msil/GenMSIL.scala4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/compiler/scala/tools/nsc/backend/msil/GenMSIL.scala b/src/compiler/scala/tools/nsc/backend/msil/GenMSIL.scala
index 161b09a415..6bc87d082d 100644
--- a/src/compiler/scala/tools/nsc/backend/msil/GenMSIL.scala
+++ b/src/compiler/scala/tools/nsc/backend/msil/GenMSIL.scala
@@ -829,11 +829,11 @@ abstract class GenMSIL extends SubComponent {
def orderBlocksForExh(blocks: List[BasicBlock], exH: List[ExceptionHandler]): List[BasicBlock] = {
def moveToFront[T](xs: List[T], x: T) = (xs indexOf x) match {
- case -1 => xs
+ case -1 => x :: xs
case idx => x :: (xs take idx) ::: (xs drop (idx + 1))
}
def moveToEnd[T](xs: List[T], x: T) = (xs indexOf x) match {
- case -1 => xs
+ case -1 => xs ::: List(x)
case idx => (xs take idx) ::: (xs drop (idx + 1)) ::: List(x)
}