diff options
author | Jason Zaugg <jzaugg@gmail.com> | 2013-01-12 17:29:54 +0100 |
---|---|---|
committer | Jason Zaugg <jzaugg@gmail.com> | 2013-01-12 17:33:36 +0100 |
commit | 58bfa19332c4aac8b7250d5866cfb153ae78c9ad (patch) | |
tree | 211163bc47b9aea550d643f62ac9bf413108f298 /test/files/pos | |
parent | a2a37ed41fdfddeb44804f2dcc65b496c7fe0a3f (diff) | |
download | scala-58bfa19332c4aac8b7250d5866cfb153ae78c9ad.tar.gz scala-58bfa19332c4aac8b7250d5866cfb153ae78c9ad.tar.bz2 scala-58bfa19332c4aac8b7250d5866cfb153ae78c9ad.zip |
SI-6966 Fix regression in implicit resolution
Reverts this line: 9c09c17#L50L671. That value was
apparantly discarded intentionally.
Diffstat (limited to 'test/files/pos')
-rw-r--r-- | test/files/pos/t6966.scala | 17 |
1 files changed, 17 insertions, 0 deletions
diff --git a/test/files/pos/t6966.scala b/test/files/pos/t6966.scala new file mode 100644 index 0000000000..23adc6d0d2 --- /dev/null +++ b/test/files/pos/t6966.scala @@ -0,0 +1,17 @@ +import Ordering.{Byte, comparatorToOrdering} +trait Format[T] +trait InputCache[T] +object CacheIvy { + implicit def basicInputCache[I](implicit fmt: Format[I], eqv: Equiv[I]): InputCache[I] = null + implicit def arrEquiv[T](implicit t: Equiv[T]): Equiv[Array[T]] = null + implicit def hNilCache: InputCache[HNil] = null + implicit def ByteArrayFormat: Format[Array[Byte]] = null + type :+:[H, T <: HList] = HCons[H,T] + implicit def hConsCache[H, T <: HList](implicit head: InputCache[H], tail: InputCache[T]): InputCache[H :+: T] = null + hConsCache[Array[Byte], HNil] +} + +sealed trait HList +sealed trait HNil extends HList +object HNil extends HNil +final class HCons[H, T <: HList](head : H, tail : T) extends HList
\ No newline at end of file |