px4-firmware - PX4 Firmware for PX4FMU autopilot and PX4IO servo / failsafe board

	Commit message (Collapse)	Author	Age	Files	Lines
*	px4io: fixed the io_reg_{set,get} errors	Andrew Tridgell	2013-10-28	1	-17/+3
\| \| \| \| \| \|	this fixes the PX4IO state machine to avoid the io errors we were seeing. There are still some open questions with this code, but it now seems to give zero errors, which is an improvement!
*	Tweak IO serial packet error handling slightly; on reception of a serial ↵	px4dev	2013-07-07	1	-10/+34
\| \| \| \| \| \|	error send a line break back to FMU. This should cause FMU to stop sending immediately. Flag these cases and discard the packet rather than processing it, rather than simply dropping the received packet and letting FMU time out.
*	Pull v2 pieces up to build with the merge	px4dev	2013-07-07	1	-1/+1
\|
*	Enable UART error handling on PX4IO.	px4dev	2013-07-06	1	-4/+3
\|
*	Move the common definitions for the PX4IO serial protocol into the shared ↵	px4dev	2013-07-06	1	-77/+2
\| \| \| \|	header.
*	Copy the correct number of bytes back for register read operations. Basic ↵	px4dev	2013-07-06	1	-1/+1
\| \| \| \|	PX4IO comms are working now.
*	Enable handling for short-packet reception on FMU using the line-idle ↵	px4dev	2013-07-05	1	-1/+1
\| \| \| \|	interrupt from the UART. Enable short packets at both ends.
*	Enable handling for short-packet reception on IO using the line-idle ↵	px4dev	2013-07-05	1	-15/+22
\| \| \| \|	interrupt from the UART.
*	Remove the TX completion callback on the IO side.	px4dev	2013-07-05	1	-40/+49
\| \| \| \|	Report CRC, read and protocol errors.
*	Send error response if register write fails.	px4dev	2013-07-05	1	-1/+5
\|
*	Be more consistent with the packet format definition.	px4dev	2013-07-05	1	-5/+5
\| \| \| \|	Free perf counters in ~PX4IO_serial
*	Check packet CRCs and count errors; don't reject packets yet.	px4dev	2013-07-05	1	-0/+7
\|
*	Add an 8-bit CRC to each transmitted packet.	px4dev	2013-07-05	1	-3/+54
\|
*	Encode the packet type and result in the unused high bits of the word count.	px4dev	2013-07-05	1	-7/+19
\|
*	Always send and expect a reply for every message.	px4dev	2013-07-05	1	-16/+12
\|
*	Reset the PX4IO rx DMA if we haven't seen any traffic in a while; this gets ↵	px4dev	2013-07-04	1	-0/+8
\| \| \| \|	us back into sync.
*	One more piece of paranoia when resetting DMA	px4dev	2013-07-04	1	-1/+3
\|
*	More test work on the px4io side of the serial interface.	px4dev	2013-07-04	1	-41/+152
\|
*	Rework the FMU<->IO connection to use a simple fixed-size DMA packet; this ↵	px4dev	2013-07-03	1	-68/+101
\| \| \| \| \| \|	should let us reduce overall latency and bump the bitrate up. Will still require some tuning.
*	More implementation for the serial side on IO; fix a couple of bugs on the ↵	px4dev	2013-06-28	1	-47/+78
\| \| \| \| \| \|	FMU side. Still needs serial init and some more testing/config on the FMU side, but closer to being ready to test.
*	Add serial read-length handling.	px4dev	2013-05-22	1	-2/+6
\|
*	Serial interface for IOv2	px4dev	2013-04-28	1	-0/+129