blob: 9c37c922a9962ff99b70da503e849256ad583050 (
plain) (
tree)
|
|
/****************************************************************************************
* arch/arm/src/sam34/chip/sam4l_wdt.h
*
* Copyright (C) 2013 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org>
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in
* the documentation and/or other materials provided with the
* distribution.
* 3. Neither the name NuttX nor the names of its contributors may be
* used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
****************************************************************************************/
#ifndef __ARCH_ARM_SRC_SAM34_CHIP_SAM4L_WDT_H
#define __ARCH_ARM_SRC_SAM34_CHIP_SAM4L_WDT_H
/****************************************************************************************
* Included Files
****************************************************************************************/
#include <nuttx/config.h>
#include "chip.h"
#include "chip/sam_memorymap.h"
/****************************************************************************************
* Pre-processor Definitions
****************************************************************************************/
/* WDT register offsets ****************************************************************/
#define SAM_WDT_CTRL_OFFSET 0x0000 /* Control Register */
#define SAM_WDT_CLR_OFFSET 0x0004 /* Clear Register */
#define SAM_WDT_SR_OFFSET 0x0008 /* Status Register */
#define SAM_WDT_IER_OFFSET 0x000c /* Interrupt Enable Register */
#define SAM_WDT_IDR_OFFSET 0x0010 /* Interrupt Disable Register */
#define SAM_WDT_IMR_OFFSET 0x0014 /* Interrupt Mask Register */
#define SAM_WDT_ISR_OFFSET 0x0018 /* Interrupt Status Register */
#define SAM_WDT_ICR_OFFSET 0x001c /* Interrupt Clear Register */
#define SAM_WDT_VERSION_OFFSET 0x03fc /* Version Register */
/* WDT register addresses **************************************************************/
#define SAM_WDT_CTRL (SAM_WDT_BASE+SAM_WDT_CTRL_OFFSET)
#define SAM_WDT_CLR (SAM_WDT_BASE+SAM_WDT_CLR_OFFSET)
#define SAM_WDT_SR (SAM_WDT_BASE+SAM_WDT_SR_OFFSET)
#define SAM_WDT_IER (SAM_WDT_BASE+SAM_WDT_IER_OFFSET)
#define SAM_WDT_IDR (SAM_WDT_BASE+SAM_WDT_IDR_OFFSET)
#define SAM_WDT_IMR (SAM_WDT_BASE+SAM_WDT_IMR_OFFSET)
#define SAM_WDT_ISR (SAM_WDT_BASE+SAM_WDT_ISR_OFFSET)
#define SAM_WDT_ICR (SAM_WDT_BASE+SAM_WDT_ICR_OFFSET)
#define SAM_WDT_VERSION (SAM_WDT_BASE+SAM_WDT_VERSION_OFFSET)
/* WDT register bit definitions ********************************************************/
/* Control Register */
#define WDT_CTRL_EN (1 << 0) /* Bit 0: WDT Enable */
#define WDT_CTRL_DAR (1 << 1) /* Bit 1: WDT Disable After Reset */
#define WDT_CTRL_MODE (1 << 2) /* Bit 2: WDT Mode */
#define WDT_CTRL_SFV (1 << 3) /* Bit 3: WDT Control Register Store Final Value */
#define WDT_CTRL_IM (1 << 4) /* Bit 4: Interrupt Mode */
#define WDT_CTRL_FCD (1 << 7) /* Bit 7: Flash Calibration Done */
#define WDT_CTRL_PSEL_SHIFT (8) /* Bits 8-12: Time Out Prescale Select */
#define WDT_CTRL_PSEL_MASK (31 << WDT_CTRL_PSEL_SHIFT)
#define WDT_CTRL_CEN (1 << 16) /* Bit 16: Clock Enable */
#define WDT_CTRL_CSSEL (1 << 17) /* Bit 17: Clock Source Select */
#define WDT_CTRL_TBAN_SHIFT (18) /* Bits 18-22: Time Ban Prescale Select */
#define WDT_CTRL_TBAN_MASK (31 << WDT_CTRL_TBAN_SHIFT)
#define WDT_CTRL_KEY_SHIFT (24) /* Bits 24-31: Key */
#define WDT_CTRL_KEY_MASK (0xff << WDT_CTRL_KEY_SHIFT)
# define WDT_CTRL_KEY_FIRST (0x55 << WDT_CTRL_KEY_SHIFT)
# define WDT_CTRL_KEY_SECOND (0xaa << WDT_CTRL_KEY_SHIFT)
/* Clear Register */
#define WDT_CLR_WDTCLR (1 << 0) /* Bit 0: Watchdog Clear */
#define WDT_CLR_KEY_SHIFT (24) /* Bits 24-31: Key */
#define WDT_CLR_KEY_MASK (0xff << WDT_CLR_KEY_SHIFT)
# define WDT_CLR_KEY_FIRST (0x55 << WDT_CLR_KEY_SHIFT)
# define WDT_CLR_KEY_SECOND (0xaa << WDT_CLR_KEY_SHIFT)
/* Status Register */
#define WDT_SR_WINDOW (1 << 0) /* Bit 0: Within Window */
#define WDT_SR_CLEARED (1 << 1) /* Bit 1: WDT Counter Cleared */
/* Interrupt Enable Register */
/* Interrupt Disable Register */
/* Interrupt Mask Register */
/* Interrupt Status Register */
/* Interrupt Clear Register */
#define WDT_WINT (1 << 2) /* Bit 2: WINT */
/* Version Register */
#define WDT_VERSION_SHIFT (0) /* Bits 0-11: Version Number */
#define WDT_VERSION_MASK (0xfff << WDT_VERSION_VERSION_SHIFT)
#define WDT_VARIANT_SHIFT (16) /* Bits 16-19: Variant Number */
#define WDT_VARIANT_MASK (15 << WDT_VARIANT_SHIFT)
/****************************************************************************************
* Public Types
****************************************************************************************/
/****************************************************************************************
* Public Data
****************************************************************************************/
/****************************************************************************************
* Public Functions
****************************************************************************************/
#endif /* __ARCH_ARM_SRC_SAM34_CHIP_SAM4L_WDT_H */
|
