SAMA5 ADC: Beginning ADC register definition file

5 files changed, 512 insertions, 21 deletions

diff --git a/nuttx/ChangeLog b/nuttx/ChangeLog
index 7a6c770cc..bbac4bd9c 100644
--- a/nuttx/ChangeLog
+++ b/nuttx/ChangeLog
@@ -5670,3 +5670,6 @@
 	  generation generation was broken for directories that keep objects in
 	  a sub-directory.  Fixed by adding a object path to the mkdeps.c,
 	  mkdeps.bat, mkdeps.sh tools (2013-0-29).
+	* arch/arm/src/sama5/chip/sam_adc.h:  ADC register definition file.
+	  Incomplete on initial check-in (2013-9-29).
+
diff --git a/nuttx/arch/arm/src/sam34/chip/sam_adc.h b/nuttx/arch/arm/src/sam34/chip/sam_adc.h
index 802fdcd2c..05366cb36 100644
--- a/nuttx/arch/arm/src/sam34/chip/sam_adc.h
+++ b/nuttx/arch/arm/src/sam34/chip/sam_adc.h
@@ -33,8 +33,8 @@
  *
  ****************************************************************************************/
 
-#ifndef __ARCH_ARM_SRC_SAM_CHIP_SAM_ADC_H
-#define __ARCH_ARM_SRC_SAM_CHIP_SAM_ADC_H
+#ifndef __ARCH_ARM_SRC_SAM34_CHIP_SAM_ADC_H
+#define __ARCH_ARM_SRC_SAM34_CHIP_SAM_ADC_H
 
 /****************************************************************************************
  * Included Files
@@ -83,11 +83,11 @@
 #define SAM_ADC12B_CHDR            (SAM_ADC12B_BASE+SAM_ADC_CHDR_OFFSET)
 #define SAM_ADC12B_CHSR            (SAM_ADC12B_BASE+SAM_ADC_CHSR_OFFSET)
 #define SAM_ADC12B_SR              (SAM_ADC12B_BASE+SAM_ADC_SR_OFFSET)
-#define SAM_ADC12B_LCDR_           (SAM_ADC12B_BASE+SAM_ADC_LCDR_OFFSET)
+#define SAM_ADC12B_LCDR            (SAM_ADC12B_BASE+SAM_ADC_LCDR_OFFSET)
 #define SAM_ADC12B_IER             (SAM_ADC12B_BASE+SAM_ADC_IER_OFFSET)
 #define SAM_ADC12B_IDR             (SAM_ADC12B_BASE+SAM_ADC_IDR_OFFSET)
 #define SAM_ADC12B_IMR             (SAM_ADC12B_BASE+SAM_ADC_IMR_OFFSET)
-#define SAM_ADC12B_CDR(n))         (SAM_ADC12B_BASE+SAM_ADC_CDR_OFFSET(n))
+#define SAM_ADC12B_CDR(n)          (SAM_ADC12B_BASE+SAM_ADC_CDR_OFFSET(n))
 #define SAM_ADC12B_CDR0            (SAM_ADC12B_BASE+SAM_ADC_CDR0_OFFSET)
 #define SAM_ADC12B_CDR1            (SAM_ADC12B_BASE+SAM_ADC_CDR1_OFFSET)
 #define SAM_ADC12B_CDR2            (SAM_ADC12B_BASE+SAM_ADC_CDR2_OFFSET)
@@ -109,7 +109,7 @@
 #define SAM_ADC_IER                (SAM_ADC_BASE+SAM_ADC_IER_OFFSET)
 #define SAM_ADC_IDR                (SAM_ADC_BASE+SAM_ADC_IDR_OFFSET)
 #define SAM_ADC_IMR                (SAM_ADC_BASE+SAM_ADC_IMR_OFFSET)
-#define SAM_ADC_CDR(n))            (SAM_ADC_BASE+SAM_ADC_CDR_OFFSET(n))
+#define SAM_ADC_CDR(n)             (SAM_ADC_BASE+SAM_ADC_CDR_OFFSET(n))
 #define SAM_ADC_CDR0               (SAM_ADC_BASE+SAM_ADC_CDR0_OFFSET)
 #define SAM_ADC_CDR1               (SAM_ADC_BASE+SAM_ADC_CDR1_OFFSET)
 #define SAM_ADC_CDR2               (SAM_ADC_BASE+SAM_ADC_CDR2_OFFSET)
@@ -135,10 +135,10 @@
 #define ADC_MR_SLEEP               (1 << 5)  /* Bit 5:  Sleep Mode */
 #define ADC_MR_PRESCAL_SHIFT       (8)       /* Bits 8-15: Prescaler Rate Selection */
 #define ADC_MR_PRESCAL_MASK        (0xff << ADC_MR_PRESCAL_SHIFT)
-#define ADB12B_MRSTARTUP_SHIFT     (16)      /* Bits 16-23: Start Up Time (ADC12B) */
-#define ADB12B_MRSTARTUP_MASK      (0xff << ADB12B_MRSTARTUP_SHIFT
-#define ADB10B_MRSTARTUP_SHIFT     (16)      /* Bits 16-22: Start Up Time (ADC10B) */
-#define ADB10B_MRSTARTUP_MASK      (0x7f << ADB10B_MRSTARTUP_SHIFT)
+#define ADB12B_MR_STARTUP_SHIFT    (16)      /* Bits 16-23: Start Up Time (ADC12B) */
+#define ADB12B_MR_STARTUP_MASK     (0xff << ADB12B_MR_STARTUP_SHIFT
+#define ADB10B_MR_STARTUP_SHIFT    (16)      /* Bits 16-22: Start Up Time (ADC10B) */
+#define ADB10B_MR_STARTUP_MASK     (0x7f << ADB10B_MR_STARTUP_SHIFT)
 #define ADC_MR_SHTIM_SHIFT         (24)      /* Bits 24-27: Sample & Hold Time */
 #define ADC_MR_SHTIM_MASK          (15 << ADC_MR_SHTIM_SHIFT)
 
@@ -148,14 +148,14 @@
  */
 
 #define ADC_CH(n)                  (1 << (n))
-#define ADC_CH0                    (1 << 0)  /* Bit 0:  Channel x Enable */
-#define ADC_CH1                    (1 << 1)  /* Bit 1:  Channel x Enable */
-#define ADC_CH2                    (1 << 2)  /* Bit 2:  Channel x Enable */
-#define ADC_CH3                    (1 << 3)  /* Bit 3:  Channel x Enable */
-#define ADC_CH4                    (1 << 4)  /* Bit 4:  Channel x Enable */
-#define ADC_CH5                    (1 << 5)  /* Bit 5:  Channel x Enable */
-#define ADC_CH6                    (1 << 6)  /* Bit 6:  Channel x Enable */
-#define ADC_CH7                    (1 << 7)  /* Bit 7:  Channel x Enable */
+#define ADC_CH0                    (1 << 0)  /* Bit 0:  Channel 0 Enable */
+#define ADC_CH1                    (1 << 1)  /* Bit 1:  Channel 1 Enable */
+#define ADC_CH2                    (1 << 2)  /* Bit 2:  Channel 2 Enable */
+#define ADC_CH3                    (1 << 3)  /* Bit 3:  Channel 3 Enable */
+#define ADC_CH4                    (1 << 4)  /* Bit 4:  Channel 4 Enable */
+#define ADC_CH5                    (1 << 5)  /* Bit 5:  Channel 5 Enable */
+#define ADC_CH6                    (1 << 6)  /* Bit 6:  Channel 6 Enable */
+#define ADC_CH7                    (1 << 7)  /* Bit 7:  Channel 7 Enable */
 
 /* ADC12B Analog Control Register (ADC12B only) */
 
@@ -186,7 +186,7 @@
 #define ADC_INT_EOC4               (1 << 4)  /* Bit 4:  End of Conversion 4 */
 #define ADC_INT_EOC5               (1 << 5)  /* Bit 5:  End of Conversion 5 */
 #define ADC_INT_EOC6               (1 << 6)  /* Bit 6:  End of Conversion 6 */
-#define ADC_INT_EOC7               (1 << 7)  /* Bit 0:  End of Conversion 7 */
+#define ADC_INT_EOC7               (1 << 7)  /* Bit 7:  End of Conversion 7 */
 #define ADC_INT_OVRE(n)            (1<<((n)+8))
 #define ADC_INT_OVRE0              (1 << 8)  /* Bit 8:  Overrun Error 0 */
 #define ADC_INT_OVRE1              (1 << 9)  /* Bit 9:  Overrun Error 1 */
@@ -233,4 +233,4 @@
  * Public Functions
  ****************************************************************************************/
 
-#endif /* __ARCH_ARM_SRC_SAM_CHIP_SAM_ADC_H */
+#endif /* __ARCH_ARM_SRC_SAM34_CHIP_SAM_ADC_H */
diff --git a/nuttx/arch/arm/src/sama5/chip/sam_adc.h b/nuttx/arch/arm/src/sama5/chip/sam_adc.h
new file mode 100644
index 000000000..5e10a60e9
--- /dev/null
+++ b/nuttx/arch/arm/src/sama5/chip/sam_adc.h
@@ -0,0 +1,488 @@
+/****************************************************************************************
+ * arch/arm/src/sama5/chip/sam_adc.h
+ *
+ *   Copyright (C) 2013 Gregory Nutt. All rights reserved.
+ *   Author: Gregory Nutt <gnutt@nuttx.org>
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ *
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in
+ *    the documentation and/or other materials provided with the
+ *    distribution.
+ * 3. Neither the name NuttX nor the names of its contributors may be
+ *    used to endorse or promote products derived from this software
+ *    without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+ * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+ * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+ * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+ * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+ * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+ * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
+ * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
+ * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
+ * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ *
+ ****************************************************************************************/
+
+#ifndef __ARCH_ARM_SRC_SAMA5_CHIP_SAM_ADC_H
+#define __ARCH_ARM_SRC_SAMA5_CHIP_SAM_ADC_H
+
+/****************************************************************************************
+ * Included Files
+ ****************************************************************************************/
+
+#include <nuttx/config.h>
+
+#include "chip.h"
+#include "chip/sam_memorymap.h"
+
+/****************************************************************************************
+ * Pre-processor Definitions
+ ****************************************************************************************/
+
+/* ADC register offsets ****************************************************************/
+
+#define SAM_ADC_CR_OFFSET          0x0000 /* Control Register */
+#define SAM_ADC_MR_OFFSET          0x0004 /* Mode Register */
+#define SAM_ADC_SEQR1_OFFSET       0x0008 /* Channel Sequence Register 1 */
+#define SAM_ADC_SEQR2_OFFSET       0x000c /* Channel Sequence Register 2 */
+#define SAM_ADC_CHER_OFFSET        0x0010 /* Channel Enable Register */
+#define SAM_ADC_CHDR_OFFSET        0x0014 /* Channel Disable Register */
+#define SAM_ADC_CHSR_OFFSET        0x0018 /* Channel Status Register */
+                                          /* 0x001c Reserved */
+#define SAM_ADC_LCDR_OFFSET        0x0020 /* Last Converted Data Register */
+#define SAM_ADC_IER_OFFSET         0x0024 /* Interrupt Enable Register */
+#define SAM_ADC_IDR_OFFSET         0x0028 /* Interrupt Disable Register */
+#define SAM_ADC_IMR_OFFSET         0x002c /* Interrupt Mask Register */
+#define SAM_ADC_ISR_OFFSET         0x0030 /* Interrupt Status Register */
+                                          /* 0x0034-38 Reserved */
+#define SAM_ADC_OVER_OFFSET        0x003c /* Overrun Status Register */
+#define SAM_ADC_EMR_OFFSET         0x0040 /* Extended Mode Register */
+#define SAM_ADC_CWR_OFFSET         0x0044 /* Compare Window Register */
+#define SAM_ADC_CGR_OFFSET         0x0048 /* Channel Gain Register */
+#define SAM_ADC_COR_OFFSET         0x004c /* Channel Offset Register */
+
+#define SAM_ADC_CDR_OFFSET(n)      (0x0050+((n)<<2))
+#define SAM_ADC_CDR0_OFFSET        0x0050 /* Channel Data Register 0 */
+#define SAM_ADC_CDR1_OFFSET        0x0054 /* Channel Data Register 1 */
+#define SAM_ADC_CDR2_OFFSET        0x0058 /* Channel Data Register 2 */
+#define SAM_ADC_CDR3_OFFSET        0x005c /* Channel Data Register 3 */
+#define SAM_ADC_CDR4_OFFSET        0x0060 /* Channel Data Register 4 */
+#define SAM_ADC_CDR5_OFFSET        0x0064 /* Channel Data Register 5 */
+#define SAM_ADC_CDR6_OFFSET        0x0068 /* Channel Data Register 6 */
+#define SAM_ADC_CDR7_OFFSET        0x006c /* Channel Data Register 7 */
+#define SAM_ADC_CDR8_OFFSET        0x0070 /* Channel Data Register 8 */
+#define SAM_ADC_CDR9_OFFSET        0x0074 /* Channel Data Register 9 */
+#define SAM_ADC_CDR10_OFFSET       0x0078 /* Channel Data Register 10 */
+#define SAM_ADC_CDR11_OFFSET       0x007c /* Channel Data Register 11 */
+                                          /* 0x0080-90 Reserved */
+#define SAM_ADC_ACR_OFFSET         0x0094 /* Analog Control Register */
+                                          /* 0x0098-ac Reserved */
+#define SAM_ADC_TSMR_OFFSET        0x00b0 /* Touchscreen Mode Register */
+#define SAM_ADC_XPOSR_OFFSET       0x00b4 /* Touchscreen X Position Register */
+#define SAM_ADC_YPOSR_OFFSET       0x00b8 /* Touchscreen Y Position Register */
+#define SAM_ADC_PRESSR_OFFSET      0x00bc /* Touchscreen Pressure Register */
+#define SAM_ADC_TRGR_OFFSET        0x00c0 /* Trigger Register */
+                                          /* 0x00c4-e0 Reserved */
+#define SAM_ADC_WPMR_OFFSET        0x00e4 /* Write Protect Mode Register */
+#define SAM_ADC_WPSR_OFFSET        0x00e8 /* Write Protect Status Register */
+                                          /* 0x00ec-fc Reserved */
+
+/* ADC register adresses ***************************************************************/
+
+#define SAM_ADC_CR                 (SAM_TSADC_VBASE+SAM_ADC_CR_OFFSET)
+#define SAM_ADC_MR                 (SAM_TSADC_VBASE+SAM_ADC_MR_OFFSET)
+#define SAM_ADC_SEQR1              (SAM_TSADC_VBASE+SAM_ADC_SEQR1_OFFSET)
+#define SAM_ADC_SEQR2              (SAM_TSADC_VBASE+SAM_ADC_SEQR2_OFFSET)
+#define SAM_ADC_CHER               (SAM_TSADC_VBASE+SAM_ADC_CHER_OFFSET)
+#define SAM_ADC_CHDR               (SAM_TSADC_VBASE+SAM_ADC_CHDR_OFFSET)
+#define SAM_ADC_CHSR               (SAM_TSADC_VBASE+SAM_ADC_CHSR_OFFSET)
+#define SAM_ADC_LCDR               (SAM_TSADC_VBASE+SAM_ADC_LCDR_OFFSET)
+#define SAM_ADC_IER                (SAM_TSADC_VBASE+SAM_ADC_IER_OFFSET)
+#define SAM_ADC_IDR                (SAM_TSADC_VBASE+SAM_ADC_IDR_OFFSET)
+#define SAM_ADC_IMR                (SAM_TSADC_VBASE+SAM_ADC_IMR_OFFSET)
+#define SAM_ADC_ISR                (SAM_TSADC_VBASE+SAM_ADC_ISR_OFFSET)
+#define SAM_ADC_OVER               (SAM_TSADC_VBASE+SAM_ADC_OVER_OFFSET)
+#define SAM_ADC_EMR                (SAM_TSADC_VBASE+SAM_ADC_EMR_OFFSET)
+#define SAM_ADC_CWR                (SAM_TSADC_VBASE+SAM_ADC_CWR_OFFSET)
+#define SAM_ADC_CGR                (SAM_TSADC_VBASE+SAM_ADC_CGR_OFFSET)
+#define SAM_ADC_COR                (SAM_TSADC_VBASE+SAM_ADC_COR_OFFSET)
+
+#define SAM_ADC_CDR(n)             (SAM_TSADC_VBASE+SAM_ADC_CDR_OFFSET(n))
+#define SAM_ADC_CDR0               (SAM_TSADC_VBASE+SAM_ADC_CDR0_OFFSET)
+#define SAM_ADC_CDR1               (SAM_TSADC_VBASE+SAM_ADC_CDR1_OFFSET)
+#define SAM_ADC_CDR2               (SAM_TSADC_VBASE+SAM_ADC_CDR2_OFFSET)
+#define SAM_ADC_CDR3               (SAM_TSADC_VBASE+SAM_ADC_CDR3_OFFSET)
+#define SAM_ADC_CDR4               (SAM_TSADC_VBASE+SAM_ADC_CDR4_OFFSET)
+#define SAM_ADC_CDR5               (SAM_TSADC_VBASE+SAM_ADC_CDR5_OFFSET)
+#define SAM_ADC_CDR6               (SAM_TSADC_VBASE+SAM_ADC_CDR6_OFFSET)
+#define SAM_ADC_CDR7               (SAM_TSADC_VBASE+SAM_ADC_CDR7_OFFSET)
+#define SAM_ADC_CDR8               (SAM_TSADC_VBASE+SAM_ADC_CDR8_OFFSET)
+#define SAM_ADC_CDR9               (SAM_TSADC_VBASE+SAM_ADC_CDR9_OFFSET)
+#define SAM_ADC_CDR10              (SAM_TSADC_VBASE+SAM_ADC_CDR10_OFFSET)
+#define SAM_ADC_CDR11              (SAM_TSADC_VBASE+SAM_ADC_CDR11_OFFSET)
+#define SAM_ADC_ACR                (SAM_TSADC_VBASE+SAM_ADC_ACR_OFFSET)
+#define SAM_ADC_TSMR               (SAM_TSADC_VBASE+SAM_ADC_TSMR_OFFSET)
+#define SAM_ADC_XPOSR              (SAM_TSADC_VBASE+SAM_ADC_XPOSR_OFFSET)
+#define SAM_ADC_YPOSR              (SAM_TSADC_VBASE+SAM_ADC_YPOSR_OFFSET)
+#define SAM_ADC_PRESSR             (SAM_TSADC_VBASE+SAM_ADC_PRESSR_OFFSET)
+#define SAM_ADC_TRGR               (SAM_TSADC_VBASE+SAM_ADC_TRGR_OFFSET
+#define SAM_ADC_WPMR               (SAM_TSADC_VBASE+SAM_ADC_WPMR_OFFSET)
+#define SAM_ADC_WPSR               (SAM_TSADC_VBASE+SAM_ADC_WPSR_OFFSET)
+
+/* ADC register bit definitions ********************************************************/
+
+/* Control Register and ADC Control Register common bit-field definitions */
+
+#define ADC_CR_SWRST               (1 << 0)  /* Bit 0:  Software Reset */
+#define ADC_CR_START               (1 << 1)  /* Bit 1:  Start Conversion */
+#define ADC_CR_TSCALIB             (1 << 0)  /* Bit 2:  Touchscreen Calibration */
+#define ADC_CR_AUTOCAL             (1 << 0)  /* Bit 3:  Automatic Calibration of ADC */
+
+/* Mode Register and ADC Mode Register common bit-field definitions */
+
+#define ADC_MR_TRGSEL_SHIFT        (1)       /* Bits 1-3: Trigger Selection */
+#define ADC_MR_TRGSEL_MASK         (7 << ADC_MR_TRGSEL_SHIFT)
+#  define ADC_MR_TRGSEL_ADTRG      (0 << ADC_MR_TRGSEL_SHIFT) /* ADTRG */
+#  define ADC_MR_TRGSEL_TIOA0      (1 << ADC_MR_TRGSEL_SHIFT) /* TIOA0 */
+#  define ADC_MR_TRGSEL_TIOA1      (2 << ADC_MR_TRGSEL_SHIFT) /* TIOA1 */
+#  define ADC_MR_TRGSEL_TIOA2      (3 << ADC_MR_TRGSEL_SHIFT) /* TIOA2 */
+#  define ADC_MR_TRGSEL_PWM0       (4 << ADC_MR_TRGSEL_SHIFT) /* PWM Event Line 0 */
+#  define ADC_MR_TRGSEL_PWM1       (5 << ADC_MR_TRGSEL_SHIFT) /* PWM Event Line 1 */
+#define ADC_MR_SLEEP               (1 << 5)  /* Bit 5:  Sleep Mode */
+#define ADC_MR_FWUP                (1 << 6)  /* Bit 6:  Fast Wake Up */
+#define ADC_MR_PRESCAL_SHIFT       (8)       /* Bits 8-15: Prescaler Rate Selection */
+#define ADC_MR_PRESCAL_MASK        (0xff << ADC_MR_PRESCAL_SHIFT)
+#  define ADC_MR_PRESCAL(n)        ((uint32_t)(n) << ADC_MR_PRESCAL_SHIFT)
+#define ADC_MR_STARTUP_SHIFT       (16)      /* Bits 16-19: Start Up Time */
+#define ADC_MR_STARTUP_MASK        (15 << ADC_MR_STARTUP_SHIFT
+#  define ADC_MR_STARTUP_0         (0 << ADC_MR_STARTUP_SHIFT  /* 0 periods of ADCClock */
+#  define ADC_MR_STARTUP_8         (1 << ADC_MR_STARTUP_SHIFT  /* 8 periods of ADCClock */
+#  define ADC_MR_STARTUP_16        (2 << ADC_MR_STARTUP_SHIFT  /* 16 periods of ADCClock */
+#  define ADC_MR_STARTUP_24        (3 << ADC_MR_STARTUP_SHIFT  /* 24 periods of ADCClock */
+#  define ADC_MR_STARTUP_64        (4 << ADC_MR_STARTUP_SHIFT  /* 64 periods of ADCClock */
+#  define ADC_MR_STARTUP_80        (5 << ADC_MR_STARTUP_SHIFT  /* 80 periods of ADCClock */
+#  define ADC_MR_STARTUP_96        (6 << ADC_MR_STARTUP_SHIFT  /* 96 periods of ADCClock */
+#  define ADC_MR_STARTUP_112       (7 << ADC_MR_STARTUP_SHIFT  /* 112 periods of ADCClock */
+#  define ADC_MR_STARTUP_512       (8 << ADC_MR_STARTUP_SHIFT  /* 512 periods of ADCClock */
+#  define ADC_MR_STARTUP_576       (9 << ADC_MR_STARTUP_SHIFT  /* 576 periods of ADCClock */
+#  define ADC_MR_STARTUP_640       (10 << ADC_MR_STARTUP_SHIFT /* 640 periods of ADCClock */
+#  define ADC_MR_STARTUP_704       (11 << ADC_MR_STARTUP_SHIFT /* 704 periods of ADCClock */
+#  define ADC_MR_STARTUP_768       (12 << ADC_MR_STARTUP_SHIFT /* 768 periods of ADCClock */
+#  define ADC_MR_STARTUP_832       (13 << ADC_MR_STARTUP_SHIFT /* 832 periods of ADCClock */
+#  define ADC_MR_STARTUP_896       (14 << ADC_MR_STARTUP_SHIFT /* 896 periods of ADCClock */
+#  define ADC_MR_STARTUP_960       (15 << ADC_MR_STARTUP_SHIFT /* 960 periods of ADCClock */
+#define ADC_MR_SETTLING_SHIFT      (20)      /* Bits 20-21: Analog Settling Time */
+#define ADC_MR_SETTLING_MASK       (15 << ADC_MR_SETTLING_SHIFT)
+#  define ADC_MR_SETTLING_3        (0 << ADC_MR_SETTLING_SHIFT) /* 3 periods of ADCClock */
+#  define ADC_MR_SETTLING_5        (1 << ADC_MR_SETTLING_SHIFT) /* 5 periods of ADCClock */
+#  define ADC_MR_SETTLING_9        (2 << ADC_MR_SETTLING_SHIFT) /* 9 periods of ADCClock */
+#  define ADC_MR_SETTLING_17       (3 << ADC_MR_SETTLING_SHIFT) /* 17 periods of ADCClock */
+#define ADC_MR_ANACH               (1 << 23) /* Bit 23: Analog Change */
+#define ADC_MR_TRACKTIM_SHIFT      (24)      /* Bits 24-27: Tracking Time */
+#define ADC_MR_TRACKTIM_MASK       (15 << ADC_MR_TRACKTIM_SHIFT)
+#  define ADC_MR_TRACKTIM(n)       ((uint32_t)(n) << ADC_MR_TRACKTIM_SHIFT)
+#define ADC_MR_TRANSFER_SHIFT      (28)      /* Bits 28-29: Transfer Period */
+#define ADC_MR_TRANSFER_MASK       (3 << ADC_MR_TRANSFER_SHIFT)
+#  define ADC_MR_TRANSFER          (2 << ADC_MR_TRANSFER_SHIFT) /* Must be 2 */
+#define ADC_MR_USEQ                (1 << 31) /* Bit 31: Use Sequence Enable */
+
+/* Channel Sequence Register 1 */
+
+#define ADC_SEQR1_USCH_SHIFT(n)    (((n)-1) << 4) /* n=1..8 */
+#define ADC_SEQR1_USCH_MASK(n)     (15 << ADC_SEQR1_USCH_SHIFT(n))
+#  define ADC_SEQR1_USCH(n,v)      ((uint32_t)(v) << ADC_SEQR1_USCH_SHIFT(n))
+#define ADC_SEQR1_USCH1_SHIFT      (0) /* Bits 0-3: User sequence number 1 */
+#define ADC_SEQR1_USCH1_MASK       (15 << ADC_SEQR1_USCH1_SHIFT)
+#  define ADC_SEQR1_USCH1(v)       ((uint32_t)(v) << ADC_SEQR1_USCH1_SHIFT)
+#define ADC_SEQR1_USCH2_SHIFT      (4) /* Bits 4-7: User sequence number 2 */
+#define ADC_SEQR1_USCH2_MASK       (15 << ADC_SEQR1_USCH2_SHIFT)
+#  define ADC_SEQR1_USCH2(v)       ((uint32_t)(v) << ADC_SEQR1_USCH2_SHIFT)
+#define ADC_SEQR1_USCH3_SHIFT      (8) /* Bits 8-11: User sequence number 3 */
+#define ADC_SEQR1_USCH3_MASK       (15 << ADC_SEQR1_USCH3_SHIFT)
+#  define ADC_SEQR1_USCH3(v)       ((uint32_t)(v) << ADC_SEQR1_USCH3_SHIFT)
+#define ADC_SEQR1_USCH4_SHIFT      (12) /* Bits 12-15: User sequence number 4 */
+#define ADC_SEQR1_USCH4_MASK       (15 << ADC_SEQR1_USCH4_SHIFT)
+#  define ADC_SEQR1_USCH4(v)       ((uint32_t)(v) << ADC_SEQR1_USCH4_SHIFT)
+#define ADC_SEQR1_USCH5_SHIFT      (16) /* Bits 16-19: User sequence number 5 */
+#define ADC_SEQR1_USCH5_MASK       (15 << ADC_SEQR1_USCH5_SHIFT)
+#  define ADC_SEQR1_USCH5(v)       ((uint32_t)(v) << ADC_SEQR1_USCH5_SHIFT)
+#define ADC_SEQR1_USCH6_SHIFT      (20) /* Bits 20-23: User sequence number 6 */
+#define ADC_SEQR1_USCH6_MASK       (15 << ADC_SEQR1_USCH6_SHIFT)
+#  define ADC_SEQR1_USCH6(v)       ((uint32_t)(v) << ADC_SEQR1_USCH6_SHIFT)
+#define ADC_SEQR1_USCH7_SHIFT      (24) /* Bits 24-27: User sequence number 7 */
+#define ADC_SEQR1_USCH7_MASK       (15 << ADC_SEQR1_USCH7_SHIFT)
+#  define ADC_SEQR1_USCH7(v)       ((uint32_t)(v) << ADC_SEQR1_USCH7_SHIFT)
+#define ADC_SEQR1_USCH8_SHIFT      (28) /* Bits 28-31: User sequence number 8 */
+#define ADC_SEQR1_USCH8_MASK       (15 << ADC_SEQR1_USCH8_SHIFT)
+#  define ADC_SEQR1_USCH8(v)       ((uint32_t)(v) << ADC_SEQR1_USCH8_SHIFT)
+
+/* Channel Sequence Register 2 */
+
+#define ADC_SEQR2_USCH_SHIFT(n)    (((n)-9) << 4) /* n=9..11 */
+#define ADC_SEQR2_USCH_MASK(n)     (15 << ADC_SEQR2_USCH_SHIFT(n))
+#  define ADC_SEQR2_USCH(n,v)      ((uint32_t)(v) << ADC_SEQR2_USCH_SHIFT(n))
+#define ADC_SEQR2_USCH9_SHIFT      (0) /* Bits 0-3: User sequence number 9 */
+#define ADC_SEQR2_USCH9_MASK       (15 << ADC_SEQR2_USCH9_SHIFT)
+#  define ADC_SEQR2_USCH9(v)       ((uint32_t)(v) << ADC_SEQR2_USCH9_SHIFT)
+#define ADC_SEQR2_USCH10_SHIFT     (4) /* Bits 4-7: User sequence number 10 */
+#define ADC_SEQR2_USCH10_MASK      (15 << ADC_SEQR2_USCH10_SHIFT)
+#  define ADC_SEQR2_USCH2(v)       ((uint32_t)(v) << ADC_SEQR2_USCH10_SHIFT)
+#define ADC_SEQR2_USCH11_SHIFT     (8) /* Bits 8-11: User sequence number 11 */
+#define ADC_SEQR2_USCH11_MASK      (15 << ADC_SEQR2_USCH11_SHIFT)
+#  define ADC_SEQR2_USCH3(v)       ((uint32_t)(v) << ADC_SEQR2_USCH11_SHIFT)
+
+/* Channel Enable Register, Channel Disable Register, Channel
+ * Status Register, ADC Channel Enable Register, ADC Channel Disable Register,
+ * and ADC Channel Status Register common bit-field definitions
+ */
+
+#define ADC_CH(n)                  (1 << (n))
+#define ADC_CH0                    (1 << 0)  /* Bit 0:  Channel 0 Enable */
+#define ADC_CH1                    (1 << 1)  /* Bit 1:  Channel 1 Enable */
+#define ADC_CH2                    (1 << 2)  /* Bit 2:  Channel 2 Enable */
+#define ADC_CH3                    (1 << 3)  /* Bit 3:  Channel 3 Enable */
+#define ADC_CH4                    (1 << 4)  /* Bit 4:  Channel 4 Enable */
+#define ADC_CH5                    (1 << 5)  /* Bit 5:  Channel 5 Enable */
+#define ADC_CH6                    (1 << 6)  /* Bit 6:  Channel 6 Enable */
+#define ADC_CH7                    (1 << 7)  /* Bit 7:  Channel 7 Enable */
+#define ADC_CH8                    (1 << 8)  /* Bit 8:  Channel 8 Enable */
+#define ADC_CH9                    (1 << 9)  /* Bit 9:  Channel 9 Enable */
+#define ADC_CH10                   (1 << 10) /* Bit 10: Channel 10 Enable */
+#define ADC_CH11                   (1 << 11) /* Bit 11: Channel 11 Enable */
+
+/* Last Converted Data Register */
+
+#define ADC_LCDR_DATA_SHIFT        (0)       /* Bits 0-11: Last Data Converted */
+#define ADC_LCDR_DATA_MASK         (0xfff << ADC_LCDR_DATA_SHIFT)
+#define ADC_LCDR_CHANB_SHIFT       (12)      /* Bits 12-15: Channel number */
+#define ADC_LCDR_CHANB_MASK        (15 << ADC_LCDR_CHANB_SHIFT)
+
+/* Status Register , Interrupt Enable Register, Interrupt
+ * Disable Register, Interrupt Mask Register, ADC Status Register,
+ * ADC Interrupt Enable Register, ADC Interrupt Disable Register, and
+ * ADC Interrupt Mask Register common bit-field definitions
+ */
+
+#define ADC_INT_EOC(n)             (1 << (n))
+#define ADC_INT_EOC0               (1 << 0)  /* Bit 0:  End of Conversion 0 */
+#define ADC_INT_EOC1               (1 << 1)  /* Bit 1:  End of Conversion 1 */
+#define ADC_INT_EOC2               (1 << 2)  /* Bit 2:  End of Conversion 2 */
+#define ADC_INT_EOC3               (1 << 3)  /* Bit 3:  End of Conversion 3 */
+#define ADC_INT_EOC4               (1 << 4)  /* Bit 4:  End of Conversion 4 */
+#define ADC_INT_EOC5               (1 << 5)  /* Bit 5:  End of Conversion 5 */
+#define ADC_INT_EOC6               (1 << 6)  /* Bit 6:  End of Conversion 6 */
+#define ADC_INT_EOC7               (1 << 7)  /* Bit 7:  End of Conversion 7 */
+#define ADC_INT_EOC7               (1 << 8)  /* Bit 8:  End of Conversion 8 */
+#define ADC_INT_EOC7               (1 << 9)  /* Bit 9:  End of Conversion 9 */
+#define ADC_INT_EOC7               (1 << 10) /* Bit 10: End of Conversion 10 */
+#define ADC_INT_EOC7               (1 << 11) /* Bit 11: End of Conversion 11 */
+#define ADC_INT_XRDY               (1 << 20) /* Bit 20: Touchscreen Measure XPOS Ready Interrupt Enable */
+#define ADC_INT_YRDY               (1 << 21) /* Bit 21: Touchscreen Measure YPOS Ready Interrupt Enable */
+#define ADC_INT_PRDY               (1 << 22) /* Bit 22: Touchscreen Measure Pressure Ready Interrupt Enable */
+#define ADC_INT_EOCAL              (1 << 23) /* Bit 23: End of Calibration Sequence */
+#define ADC_INT_DRDY               (1 << 24) /* Bit 24: Data Ready Interrupt Enable */
+#define ADC_INT_GOVRE              (1 << 25) /* Bit 25: General Overrun Error */
+#define ADC_INT_COMPE              (1 << 26) /* Bit 26: Comparison Event Interrupt Enable */
+#define ADC_INT_PEN                (1 << 29) /* Bit 29: Pen Contact Interrupt Enable */
+#define ADC_INT_NOPEN              (1 << 30) /* Bit 30: No Pen Contact Interrupt Enable */
+#define ADC_SR_PENS                (1 << 31) /* Bit 31: Pen detect Status(SR only) */
+
+/* Overrun Status Register */
+
+#define ADC_OVER_OVRE(n)           (1 << (n))
+#define ADC_OVER_OVRE0             (1 << 0)  /* Bit 0:  Overrun Error 0 */
+#define ADC_OVER_OVRE1             (1 << 1)  /* Bit 1:  Overrun Error 1 */
+#define ADC_OVER_OVRE2             (1 << 2)  /* Bit 2:  Overrun Error 2 */
+#define ADC_OVER_OVRE3             (1 << 3)  /* Bit 3:  Overrun Error 3 */
+#define ADC_OVER_OVRE4             (1 << 4)  /* Bit 4:  Overrun Error 4 */
+#define ADC_OVER_OVRE5             (1 << 5)  /* Bit 5:  Overrun Error 5 */
+#define ADC_OVER_OVRE6             (1 << 6)  /* Bit 6:  Overrun Error 6 */
+#define ADC_OVER_OVRE7             (1 << 7)  /* Bit 7:  Overrun Error 7 */
+#define ADC_OVER_OVRE8             (1 << 8)  /* Bit 8:  Overrun Error 8 */
+#define ADC_OVER_OVRE9             (1 << 9)  /* Bit 9:  Overrun Error 9 */
+#define ADC_OVER_OVRE10            (1 << 10) /* Bit 10: Overrun Error 10 */
+#define ADC_OVER_OVRE11            (1 << 11) /* Bit 11: Overrun Error 11 */
+
+/* Extended Mode Register */
+
+#define ADC_EMR_CMPMODE_SHIFT      (nn)      /* Bit nn-nn: Comparison Mode */
+0 LOW Generates an event when the converted data is lower than the low threshold of the window.
+1 HIGH Generates an event when the converted data is higher than the high threshold of the window.
+2 IN Generates an event when the converted data is in the comparison window.
+3 OUT Generates an event when the converted data is out of the comparison window.
+#define ADC_EMR_CMPSEL_SHIFT       (nn)       /* Bit nn-nn: Comparison Selected Channel */
+#define ADC_EMR_CMPALL             (1 << nn)  /* Bit nn: Compare All Channels */
+#define ADC_EMR_CMPFILTER_SHIFT    (nn)       /* Bit nn-nn: Compare Event Filtering */
+#define ADC_EMR_TAG                (1 << nn)  /* Bit nn: TAG of the ADC_LDCR register */
+
+/* Channel Gain Register */
+
+#define ADC_CGR_GAIN_SHIFT(n)      ((n) << 1) /* n=1..8 */
+#define ADC_CGR_GAIN_MASK(n)       (3 << ADC_CGR_GAIN_SHIFT(n))
+#  define ADC_CGR_GAIN(n,v)        ((uint32_t)(v) << ADC_CGR_GAIN_SHIFT(n))
+#define ADC_CGR_GAIN0_SHIFT        (0)        /* Bits 0-1: User sequence number 1 */
+#define ADC_CGR_GAIN0_MASK         (3 << ADC_CGR_GAIN0_SHIFT)
+#  define ADC_CGR_GAIN0(v)         ((uint32_t)(v) << ADC_CGR_GAIN0_SHIFT)
+#define ADC_CGR_GAIN1_SHIFT        (2)        /* Bits 2-3: User sequence number 1 */
+#define ADC_CGR_GAIN1_MASK         (3 << ADC_CGR_GAIN1_SHIFT)
+#  define ADC_CGR_GAIN1(v)         ((uint32_t)(v) << ADC_CGR_GAIN1_SHIFT)
+#define ADC_CGR_GAIN2_SHIFT        (4)        /* Bits 4-5: User sequence number 2 */
+#define ADC_CGR_GAIN2_MASK         (3 << ADC_CGR_GAIN2_SHIFT)
+#  define ADC_CGR_GAIN2(v)         ((uint32_t)(v) << ADC_CGR_GAIN2_SHIFT)
+#define ADC_CGR_GAIN3_SHIFT        (6)        /* Bits 6-7: User sequence number 3 */
+#define ADC_CGR_GAIN3_MASK         (3 << ADC_CGR_GAIN3_SHIFT)
+#  define ADC_CGR_GAIN3(v)         ((uint32_t)(v) << ADC_CGR_GAIN3_SHIFT)
+#define ADC_CGR_GAIN4_SHIFT        (8)        /* Bits 8-9: User sequence number 4 */
+#define ADC_CGR_GAIN4_MASK         (3 << ADC_CGR_GAIN4_SHIFT)
+#  define ADC_CGR_GAIN4(v)         ((uint32_t)(v) << ADC_CGR_GAIN4_SHIFT)
+#define ADC_CGR_GAIN5_SHIFT        (10)       /* Bits 10-11: User sequence number 5 */
+#define ADC_CGR_GAIN5_MASK         (3 << ADC_CGR_GAIN5_SHIFT)
+#  define ADC_CGR_GAIN5(v)         ((uint32_t)(v) << ADC_CGR_GAIN5_SHIFT)
+#define ADC_CGR_GAIN6_SHIFT        (12)       /* Bits 12-13: User sequence number 6 */
+#define ADC_CGR_GAIN6_MASK         (3 << ADC_CGR_GAIN6_SHIFT)
+#  define ADC_CGR_GAIN6(v)         ((uint32_t)(v) << ADC_CGR_GAIN6_SHIFT)
+#define ADC_CGR_GAIN7_SHIFT        (14)       /* Bits 14-15: User sequence number 7 */
+#define ADC_CGR_GAIN7_MASK         (3 << ADC_CGR_GAIN7_SHIFT)
+#  define ADC_CGR_GAIN7(v)         ((uint32_t)(v) << ADC_CGR_GAIN7_SHIFT)
+#define ADC_CGR_GAIN8_SHIFT        (16)       /* Bits 16-17: User sequence number 8 */
+#define ADC_CGR_GAIN8_MASK         (3 << ADC_CGR_GAIN8_SHIFT)
+#  define ADC_CGR_GAIN8(v)         ((uint32_t)(v) << ADC_CGR_GAIN8_SHIFT)
+#define ADC_CGR_GAIN9_SHIFT        (18)       /* Bits 18-19: User sequence number 9 */
+#define ADC_CGR_GAIN9_MASK         (3 << ADC_CGR_GAIN9_SHIFT)
+#  define ADC_CGR_GAIN9(v)         ((uint32_t)(v) << ADC_CGR_GAIN9_SHIFT)
+#define ADC_CGR_GAIN10_SHIFT       (20)       /* Bits 20-21: User sequence number 10 */
+#define ADC_CGR_GAIN10_MASK        (3 << ADC_CGR_GAIN10_SHIFT)
+#  define ADC_CGR_GAIN2(v)         ((uint32_t)(v) << ADC_CGR_GAIN10_SHIFT)
+#define ADC_CGR_GAIN11_SHIFT       (22)       /* Bits 22-23: User sequence number 11 */
+#define ADC_CGR_GAIN11_MASK        (3 << ADC_CGR_GAIN11_SHIFT)
+#  define ADC_CGR_GAIN3(v)         ((uint32_t)(v) << ADC_CGR_GAIN11_SHIFT)
+
+/* Channel Offset Register */
+
+#define ADC_COR_OFF(n)           (1 << (n))
+#define ADC_COR_OFF0             (1 << 0)  /* Bit 0:  Offset for channel 0 */
+#define ADC_COR_OFF1             (1 << 1)  /* Bit 1:  Offset for channel 1 */
+#define ADC_COR_OFF2             (1 << 2)  /* Bit 2:  Offset for channel 2 */
+#define ADC_COR_OFF3             (1 << 3)  /* Bit 3:  Offset for channel 3 */
+#define ADC_COR_OFF4             (1 << 4)  /* Bit 4:  Offset for channel 4 */
+#define ADC_COR_OFF5             (1 << 5)  /* Bit 5:  Offset for channel 5 */
+#define ADC_COR_OFF6             (1 << 6)  /* Bit 6:  Offset for channel 6 */
+#define ADC_COR_OFF7             (1 << 7)  /* Bit 7:  Offset for channel 7 */
+#define ADC_COR_OFF8             (1 << 8)  /* Bit 8:  Offset for channel 8 */
+#define ADC_COR_OFF9             (1 << 9)  /* Bit 9:  Offset for channel 9 */
+#define ADC_COR_OFF10            (1 << 10) /* Bit 10: Offset for channel 10 */
+#define ADC_COR_OFF11            (1 << 11) /* Bit 11: Offset for channel 11 */
+#define ADC_COR_DIFF(n)          (1 << ((n)+16))
+#define ADC_COR_DIFF0            (1 << 16)  /* Bit 16: Offset for channel 0 */
+#define ADC_COR_DIFF1            (1 << 17)  /* Bit 17: Offset for channel 1 */
+#define ADC_COR_DIFF2            (1 << 18)  /* Bit 18: Offset for channel 2 */
+#define ADC_COR_DIFF3            (1 << 19)  /* Bit 19: Offset for channel 3 */
+#define ADC_COR_DIFF4            (1 << 20)  /* Bit 20: Offset for channel 4 */
+#define ADC_COR_DIFF5            (1 << 21)  /* Bit 21: Offset for channel 5 */
+#define ADC_COR_DIFF6            (1 << 22)  /* Bit 22: Offset for channel 6 */
+#define ADC_COR_DIFF7            (1 << 23)  /* Bit 23: Offset for channel 7 */
+#define ADC_COR_DIFF8            (1 << 24)  /* Bit 24: Offset for channel 8 */
+#define ADC_COR_DIFF9            (1 << 25)  /* Bit 25: Offset for channel 9 */
+#define ADC_COR_DIFF10           (1 << 26)  /* Bit 26: Offset for channel 10 */
+#define ADC_COR_DIFF11           (1 << 27)  /* Bit 27: Offset for channel 11 */
+
+/* Channel Data Register */
+
+#define ADC_CDR_DATA_SHIFT       (0)       /* Bits 0-11: Converted Data */
+#define ADC_CDR_DATA_MASK        (0xfff << ADC_CDR_DATA_SHIFT)
+
+/* Compare Window Register */
+
+#define ADC_CWR_LOWTHRES_SHIFT   (nn)      /* Bit nn-nn: Low Threshold */
+#define ADC_CWR_HIGHTHRES_SHIFT  (nn)      /* Bit nn-nn: High Threshold */
+
+/* Analog Control Register */
+
+#define ADC_ACR_PENDETSENS_SHIFT (0)       /* Bits 0-1: Pen Detection Sensitivity */
+#define ADC_ACR_PENDETSENS_MASK  (3 << ADC_ACR_PENDETSENS_SHIFT)
+#  define ADC_ACR_PENDETSENS(n)  ((uint32_t)(n) << ADC_ACR_PENDETSENS_SHIFT)
+
+/* Touchscreen Mode Register */
+
+#define ADC_TSMR_TSMODE_SHIFT    (nn)       /* Bit nn-nn: Touchscreen Mode */
+0 NONE No Touchscreen
+1 4_WIRE_NO_PM 4-wire Touchscreen without pressure measurement */
+2 4_WIRE 4-wire Touchscreen with pressure measurement */
+3 5_WIRE 5-wire Touchscreen */
+#define ADC_TSMR_TSAV_SHIFT      (nn)       /* Bit nn-nn: Touchscreen Average */
+0 NO_FILTER No Filtering. Only one ADC conversion per measure
+1 AVG2CONV Averages 2 ADC conversions
+2 AVG4CONV Averages 4 ADC conversions
+3 AVG8CONV Averages 8 ADC conversions
+#define ADC_TSMR_TSFREQ_SHIFT    (nn)       /* Bit nn-nn: Touchscreen Frequency */
+#define ADC_TSMR_TSSCTIM_SHIFT   (nn)       /* Bit nn-nn: Touchscreen Switches Closure Time */
+#define ADC_TSMR_NOTSDMA         (1 << nn)  /* Bit nn: No TouchScreen DMA */
+#define ADC_TSMR_PENDET          (1 << nn)  /* Bit nn: Pen Contact Detection Enable */
+#define ADC_TSMR_PENDBC_SHIFT    (nn)       /* Bit nn-nn: Pen Detect Debouncing Period */
+
+/* Touchscreen X Position Register */
+
+#define ADC_XPOSR_XPOS_SHIFT     (nn)       /* Bit nn-nn: X Position */
+#define ADC_XPOSR_XSCALE_SHIFT   (nn)       /* Bit nn-nn: Scale of XPOS */
+
+/* Touchscreen Y Position Register */
+#define ADC_YPOSR_
+
+#define ADC_YPOSR_YPOS_SHIFT     (nn)       /* Bit nn-nn: Y Position */
+#define ADC_YPOSR_YSCALE_SHIFT   (nn)       /* Bit nn-nn: Scale of YPOS */
+
+/* Touchscreen Pressure Register */
+
+#define ADC_PRESSR_Z1_SHIFT      (nn)       /* Bit nn-nn: Data of Z1 Measurement */
+#define ADC_PRESSR_Z2_SHIFT      (nn)       /* Bit nn-nn: Data of Z2 Measuremen */
+
+/* Trigger Register */
+
+#define ADC_TRGR_TRGMOD_SHIFT    (nn)       /* Bit nn-nn: Trigger Mode */
+0 NO_TRIGGER No trigger, only software trigger can start conversions */
+1 EXT_TRIG_RISE External Trigger Rising Edge */
+2 EXT_TRIG_FALL External Trigger Falling Edge */
+3 EXT_TRIG_ANY External Trigger Any Edge */
+4 PEN_TRIG Pen Detect Trigger (shall be selected only if PENDET is set and TSAMOD = Touchscreen
+only mode) */
+5 PERIOD_TRIG Periodic Trigger (TRGPER shall be initiated appropriately) */
+6 CONTINUOUS Continuous Mode */
+7 – Reserved
+#define ADC_TRGR_TRGPER_SHIFT    (nn)       /* Bit nn-nn: Trigger Period */
+
+/* Write Protect Mode Register */
+
+#define ADC_WPMR_WPEN            (1 << 0)  /* Bit 0:  Write Protect Enable */
+#define ADC_WPMR_WPKEY_SHIFT     (8)       /* Bits 8-31: Write Protect KEY */
+#define ADC_WPMR_WPKEY_MASK      (0x00ffffff << ADC_WPMR_WPKEY_SHIFT)
+#  define ADC_WPMR_WPKEY         (0x00414443 << ADC_WPMR_WPKEY_SHIFT)
+
+/* Write Protect Status Register */
+
+#define ADC_WPSR_WPVS            (1 << 0)  /* Bit 0:  Write Protect Violation Status */
+#define ADC_WPSR_WPVSRC_SHIFT    (8)       /* Bits 8-23: Write Protect Violation Source */
+#define ADC_WPSR_WPVSRC_MASK     (0xffff << ADC_WPSR_WPVSRC_SHIFT)
+
+/****************************************************************************************
+ * Public Types
+ ****************************************************************************************/
+
+/****************************************************************************************
+ * Public Data
+ ****************************************************************************************/
+
+/****************************************************************************************
+ * Public Functions
+ ****************************************************************************************/
+
+#endif /* __ARCH_ARM_SRC_SAMA5_CHIP_SAM_ADC_H */
diff --git a/nuttx/arch/arm/src/sama5/sam_emac.c b/nuttx/arch/arm/src/sama5/sam_emac.c
index c169bacb6..5f196ca05 100644
--- a/nuttx/arch/arm/src/sama5/sam_emac.c
+++ b/nuttx/arch/arm/src/sama5/sam_emac.c
@@ -1257,7 +1257,7 @@ static void sam_txdone(struct sam_emac_s *priv)
 #if 0 /* The issue does not exist in the current configuration, but may return */
 #warning REVISIT
           if (priv->txtail == 0 &&
-              sam_physramaddr((uintprt_t)txdesc) != sam_getreg(priv, SAM_EMAC_TBQP))
+              sam_physramaddr((uintptr_t)txdesc) != sam_getreg(priv, SAM_EMAC_TBQP))
             {
               txdesc->status = (uint32_t)EMACTXD_STA_USED;
               cp15_clean_dcache((uintptr_t)txdesc,
diff --git a/nuttx/arch/arm/src/sama5/sam_gmac.c b/nuttx/arch/arm/src/sama5/sam_gmac.c
index 3fd27156f..ff3b622b2 100644
--- a/nuttx/arch/arm/src/sama5/sam_gmac.c
+++ b/nuttx/arch/arm/src/sama5/sam_gmac.c
@@ -1194,7 +1194,7 @@ static void sam_txdone(struct sam_gmac_s *priv)
 
 #warning REVISIT
           if (priv->txtail == 0 &&
-              sam_physramaddr(txdesc) != sam_getreg(priv, SAM_GMAC_TBQB))
+              sam_physramaddr((uintptr_t)txdesc) != sam_getreg(priv, SAM_GMAC_TBQB))
             {
               txdesc->status = (uint32_t)GMACTXD_STA_USED;
               cp15_clean_dcache((uintptr_t)txdesc,