summaryrefslogtreecommitdiff
path: root/nuttx/configs/pirelli_dpl10/README.txt
diff options
context:
space:
mode:
Diffstat (limited to 'nuttx/configs/pirelli_dpl10/README.txt')
-rw-r--r--nuttx/configs/pirelli_dpl10/README.txt70
1 files changed, 67 insertions, 3 deletions
diff --git a/nuttx/configs/pirelli_dpl10/README.txt b/nuttx/configs/pirelli_dpl10/README.txt
index 3df496b4a..b53a25917 100644
--- a/nuttx/configs/pirelli_dpl10/README.txt
+++ b/nuttx/configs/pirelli_dpl10/README.txt
@@ -1,10 +1,11 @@
pirelli_dpl10
=============
-This directory contains the board support for Pirelli "Discus" DP-L10 phones.
+This directory contains the board support for Pirelli "Discus" DP-L10
+phones.
-It is a variant of the compal_e88 configuration with the small change of
-enabling the IrDA serial console:
+This port is a variant of the compal_e88 configuration with the small
+change of enabling the IrDA serial console:
* CONFIG_SERIAL_IRDA_CONSOLE=y
@@ -52,3 +53,66 @@ o highram is for phones having the romloader(if the phone has a bootrom)
or for loading in the ram trough a special loader(loaded first on ram
by talking to the ramloader) when having a ramloader(which can only
load 64k).
+
+JTAG and Alternative Serial Console
+===================================
+
+JTAG
+ All JTAG lines, as well as the second uart (UART_MODEM), go to the
+ unpopulated connector next to the display connector.
+
+ --- ---------------------------
+ PIN SIGNAL
+ --- ---------------------------
+ 1 Vcc
+ 2 RX_MODEM
+ 3 TESTRSTz (Iota)
+ 4 TDI
+ 5 TMS
+ 6 TCK
+ 7 TX_MODEM
+ 8 TDO
+ 9 N/C
+ 10 GND
+ 11 N/C
+ 12 N/C
+ --- ---------------------------
+
+JTAG Apapter:
+
+ ------- ----------- --------------- --------------------------------------
+ JTAG 20-PIN DESCRIPTION NOTES
+ SIGNAL CONNECTOR
+ ------- ----------- --------------- --------------------------------------
+ Vcc 1, 2 Vcc
+ nTRST 3 Reset Connect this pin to the (active
+ low) reset input of the target MCU.
+ Some JTAG adapters driver nTRST (high
+ and low). Others can can configure
+ nTRST as open collector (only drive
+ low).
+ GND 4, 6, 8, Ground
+ 10, 12, 14,
+ 16, 20
+ TDI 5 JTAG Test Data Use 10K-100K Ohm pull-up resistor to
+ Input VCC
+ TMS 7 JTAG Test Mode Use 10K-100K Ohm pull-up resistor to
+ Select VCC
+ TCK 9 Clock into the Use 10K-100K Ohm pull-down resistor to
+ core GND
+ RTCK 11 Return clock Some JTAG adapters have adaptive clocking
+ using an RTCK signal.
+ DBGSEL 11 Debug Select Some devices have special pins that
+ enable the JTAG interface. For example,
+ on the NXP LPC2129 the signal RTCK must
+ be driven low during RESET to enable the
+ JTAG interface.
+ TDO 13 JTAG Test Data Use 10K-100K Ohm pull-up resistor to VCC
+ Output
+ DBGRQ 17 N/C
+ DGBACK 19 N/C
+ ISP ?? ISP Most NXP MCU's have an ISP pin which
+ (when pulled low) can be used to cause
+ the MCU to enter a bootloader on reset.
+ Use 10K-100K Ohm pull up resistor.
+ ------- ----------- --------------- --------------------------------------