summaryrefslogtreecommitdiff
path: root/nuttx/arch/arm/src/stm32/stm32_irq.c
Commit message (Collapse)AuthorAgeFilesLines
* Remove up_assert_codeGregory Nutt2013-04-251-6/+6
|
* Add support for ram vectors to the ARMv7-M architecturepatacongo2013-03-181-1/+7
| | | | git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@5756 42af7a65-404d-4744-a932-0658087f49c3
* More files for the Cortex-M0/NUC120 portpatacongo2013-02-181-7/+1
| | | | git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@5659 42af7a65-404d-4744-a932-0658087f49c3
* Removed stm32_internal.h; Changes for clean compile of STM32F3Discovery ↵patacongo2013-02-091-1/+1
| | | | | | configuration with SPI and USB git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@5630 42af7a65-404d-4744-a932-0658087f49c3
* Use of BASEPRI to control ARM interrupts is now functionalpatacongo2013-01-221-16/+16
| | | | git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@5548 42af7a65-404d-4744-a932-0658087f49c3
* More logic to use BASEPRI to control interrupts -- still doesn't workpatacongo2013-01-221-2/+1
| | | | git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@5547 42af7a65-404d-4744-a932-0658087f49c3
* Add option to use BASEPRI instead of PRIMASK to disable interrupts in all ↵patacongo2013-01-221-2/+41
| | | | | | ARMv7-M architectures git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@5546 42af7a65-404d-4744-a932-0658087f49c3
* Add LPC43 interrrupt control logicpatacongo2012-07-041-6/+0
| | | | git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@4905 42af7a65-404d-4744-a932-0658087f49c3
* Interrupt priority fix + new LM3S header filespatacongo2012-06-011-19/+24
| | | | git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@4792 42af7a65-404d-4744-a932-0658087f49c3
* Name change: Change Cortex-M3 naming to ARMv7-M naming so support Cortex-M4patacongo2011-08-051-2/+2
| | | | git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@3846 42af7a65-404d-4744-a932-0658087f49c3
* current_regs should be volatile; add support for nested interrupts; enable ↵patacongo2011-04-061-1/+1
| | | | | | interrupts during syscall processing git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@3475 42af7a65-404d-4744-a932-0658087f49c3
* Attach mem mgmt fault handle if MPU is enabledpatacongo2011-04-061-13/+16
| | | | git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@3471 42af7a65-404d-4744-a932-0658087f49c3
* Add stubs for AVR32 IRQ controlspatacongo2010-10-091-2/+2
| | | | git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@2988 42af7a65-404d-4744-a932-0658087f49c3
* Changing NuttX fixed size type names to C99 standard names -- things will be ↵patacongo2009-12-161-12/+12
| | | | | | broken for awhile git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@2359 42af7a65-404d-4744-a932-0658087f49c3
* BUG: mixing else causes bad IRQ settingspatacongo2009-10-301-1/+1
| | | | git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@2194 42af7a65-404d-4744-a932-0658087f49c3
* Fix major bug in STM32 interrupt enable/disable logic; NSH now works on STM32patacongo2009-10-171-10/+16
| | | | git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@2149 42af7a65-404d-4744-a932-0658087f49c3
* When running from DFU load, need to set NVIC vector addresspatacongo2009-10-131-12/+11
| | | | git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@2129 42af7a65-404d-4744-a932-0658087f49c3
* IRQ numbering fixespatacongo2009-09-261-3/+8
| | | | git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@2100 42af7a65-404d-4744-a932-0658087f49c3
* Add IRQ and SYSTICK logicpatacongo2009-09-261-0/+464
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@2099 42af7a65-404d-4744-a932-0658087f49c3
generated by cgit v1.2.3 (git 2.39.1) at 2024-08-11 09:09:59 +0000