summaryrefslogtreecommitdiff
path: root/nuttx/arch
Commit message (Expand)AuthorAgeFilesLines
* Tiva Timer: Rename tiva_timerlow.c to tiva_timerlow32.c since it only suppor...Gregory Nutt2015-01-133-8/+3
* Tiva Timer: Completes implementation of the timer driver lower halfGregory Nutt2015-01-133-34/+202
* Tiva Timer: Allow timeout interrupts even if the reload value is zero. That...Gregory Nutt2015-01-132-15/+112
* Tiva Timer: Add conditional compilation to enable/disable each timer feature....Gregory Nutt2015-01-133-9/+231
* Tiva Timer: Rename tiva_timer.c to tiva_timerlib.cGregory Nutt2015-01-122-2/+2
* Tiva Timer: First cut at timer driver lower half (still incomplete)Gregory Nutt2015-01-124-34/+958
* Tiva Interrupts: Changes corresponding to the last needed in the Tiva Kconfig...Gregory Nutt2015-01-122-3/+10
* Tiva interrupts: Fix chip-specific interrupt un-definitionsGregory Nutt2015-01-121-9/+34
* Tiva Timers: Add interfaces to read the current timer valueGregory Nutt2015-01-122-7/+176
* USB host drivers: Change all parmeters named class to usbclass to avoid C++ ...Gregory Nutt2015-01-111-0/+4
* Tiva Timer: Fix a typoGregory Nutt2015-01-101-1/+1
* Tiva Timer: Implements configuration of the 32-bit RTC timerGregory Nutt2015-01-103-21/+66
* Tiva Timer: Add support for RTC match interruptsGregory Nutt2015-01-102-15/+163
* Tive Timer: Add support for ADC trigger generation from one-shot and periodi...Gregory Nutt2015-01-102-10/+100
* Tiva Timer: Add support to set the match regiser(s) relative to the timer cou...Gregory Nutt2015-01-103-42/+464
* Tiva Timer: Add support for input clock prescaler in 16-bit one-shot/periodi...Gregory Nutt2015-01-093-16/+10
* Tiva Timer: Add logic to acknowledge Tiva Timer interruptsGregory Nutt2015-01-092-25/+226
* Tive System Control: Add logic to configure the alternatie clock source (ALTC...Gregory Nutt2015-01-093-6/+32
* Tiva Timer: Add more interrupt management logicGregory Nutt2015-01-093-175/+238
* Tiva Timer: Add functions to set match registers; Add logic to select count ...Gregory Nutt2015-01-093-122/+255
* Tiva Timer: Add interfaces to start/stop timers and to set the interval load...Gregory Nutt2015-01-092-1/+202
* Tiva Timers: Add framework to support tmer interruptsGregory Nutt2015-01-092-55/+452
* STM32 SDIO: Don't let architectures select CONFIG_MMCSD_SDIOWAIT_WRCOMPLETE ...Gregory Nutt2015-01-081-0/+1
* Tiva Timer: Partial support for 16- and 32-bit, oneshot and periodic timer c...Gregory Nutt2015-01-083-83/+140
* Tiva Timer: Add support to select alternate clock source and 32-bit register...Gregory Nutt2015-01-083-106/+158
* Tiva Timer: Add register level debug supportGregory Nutt2015-01-082-56/+249
* Tiva Timer: Add basic framework to configure timers. Incomplete on initial ...Gregory Nutt2015-01-087-55/+1036
* Tiva Timer: SYNC regiser is only available on GPTM0Gregory Nutt2015-01-081-39/+4
* Tiva Timer: Update timer register bit definitions for the LM4FGregory Nutt2015-01-081-49/+49
* Tiva Timer: Extend timer register definitions to handle other chipsGregory Nutt2015-01-081-224/+289
* MMCSD SDIO: Add support for a new SDWAIT_WRCOMPLETE condition. The previous...Gregory Nutt2015-01-081-15/+93
* Tiva Timer: Missed one register bit field definitionGregory Nutt2015-01-071-1/+1
* TM4C129X Timer: Completes timer register definition header fileGregory Nutt2015-01-071-46/+286
* TM4C129X Timer: Add some missing addresses and some of the register bit defi...Gregory Nutt2015-01-071-258/+386
* TM4C129X Timer: Update addresses in the timer register definitions file. St...Gregory Nutt2015-01-072-81/+536
* Tiva IRQs: Fix IRQ control logic; was limited to only 64 IRQs. That is a pr...Gregory Nutt2015-01-061-2/+67
* Tiva I2C: For TM4C, high speed mode is now configurable (but disabled as EXPE...Gregory Nutt2015-01-063-4/+24
* Tiva PHY Interrupts: Need to read the PHY interrupt status register in order ...Gregory Nutt2015-01-051-25/+40
* Tiva: Fixes to support building Tiva TM4C129X I2C driverGregory Nutt2015-01-052-44/+44
* Tiva: Update I2C register definitions to include support for the TM4C129XGregory Nutt2015-01-051-112/+301
* Tiva Ethernet: Add support for PHY interruptsGregory Nutt2015-01-032-22/+222
* Tiva Ethernet: Configure external PHY interrupt pinGregory Nutt2015-01-031-0/+4
* Tiva Ethernet: Removed logic that holds the PHY and re-ordered some reset log...Gregory Nutt2015-01-031-74/+26
* Tive Ethernet: Wait for EMAC to come out of reset before accessing any registersGregory Nutt2015-01-031-58/+61
* Tiva serial: Add volatile to fix a wait loop that was not waiting; CR really...Gregory Nutt2015-01-021-3/+4
* Cosmetic changesGregory Nutt2015-01-021-1/+1
* Tiva: Fix typos in conditional compilationGregory Nutt2015-01-021-6/+5
* Tiva Ethernet: Add lots of debug output for testingGregory Nutt2015-01-021-5/+23
* Tiva: If peripheral ready register not available, then lets say the periphera...Gregory Nutt2015-01-021-24/+24
* Tiva: Wait for the console UART to be ready before configuring itGregory Nutt2015-01-021-3/+16
generated by cgit v1.2.3 (git 2.39.1) at 2024-09-19 19:25:47 +0000