px4-nuttx - Standard NuttX (http://nuttx.org) with current PX4 WIP patches

	Commit message (Collapse)	Author	Age	Files	Lines
*	Change naming from cp_XYZ_cache() to arch_XYP_cache() so that all cache ↵	Gregory Nutt	2014-07-26	1	-2/+2
\| \| \| \|	operations will pick up L2 support if it is enabled
*	Updated NOR boot logic from David Sidrane	Gregory Nutt	2014-04-03	1	-12/+13
\|
*	SAMA5 NOR boot: Use a static memory variable to determine if/when we boot to ↵	Gregory Nutt	2014-04-03	1	-7/+14
\| \| \| \|	NOR FLASH
*	SAMA5D3x-EK: Change name of all board-specific configuration variables so ↵	Gregory Nutt	2014-03-30	1	-2/+2
\| \| \| \|	that there are no collisions with names of similar variables for other boards
*	SAMA5D3x-EK: Cosmetic improvements to the NOR boot printfs; updated README	Gregory Nutt	2013-12-02	1	-13/+8
\|
*	SAMA5 norboot configuration updates	Gregory Nutt	2013-10-20	1	-1/+1
\|
*	SAMA5: Modification of some CPSR-related inline functions	Gregory Nutt	2013-07-31	1	-2/+2
\|
*	SAMA5: Change mapping of vector tables to work around that fact that I don't ↵	Gregory Nutt	2013-07-30	1	-5/+25
\| \| \| \|	understand how the AXI MATRIX remap works
*	ARMv7-A: Add cp15_disable_dcache(); SAMA5: nor_main.c no disables MMU and ↵	Gregory Nutt	2013-07-30	1	-9/+12
\| \| \| \|	caches; Should not remap ISRAM to address 0x0 unless we booted into ISRAM
*	The last bit of a previous commit was still in the editor	Gregory Nutt	2013-07-30	1	-9/+2
\|
*	Add ARMv7-A irqdisable() inline function	Gregory Nutt	2013-07-30	1	-0/+32
\|
*	SAMA5: More cache and mmu inline utility functions	Gregory Nutt	2013-07-29	1	-6/+11
\|
*	Changes to ARMv7-A boot logic to handle the case where we execute out of NOR ↵	Gregory Nutt	2013-07-29	1	-5/+21
\| \| \| \|	FLASH
*	SAMA5: Add a little NuttX debug program to help debugger programs in NOR flash	Gregory Nutt	2013-07-29	1	-0/+131