1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
|
#
# For a description of the syntax of this configuration file,
# see misc/tools/kconfig-language.txt.
#
if ARCH_CHIP_SAMA5
comment "ATSAMA5 Configuration Options"
choice
prompt "Atmel AT91SAMA5 Chip Selection"
default ARCH_CHIP_ATSAMA5D33
config ARCH_CHIP_ATSAMA5D31
bool "Atmel ATSAMA5D31"
select ARCH_CHIP_SAMA5D3
config ARCH_CHIP_ATSAMA5D33
bool "Atmel ATSAMA5D33"
select ARCH_CHIP_SAMA5D3
config ARCH_CHIP_ATSAMA5D34
bool "Atmel ATSAMA5D34"
select ARCH_CHIP_SAMA5D3
config ARCH_CHIP_ATSAMA5D35
bool "Atmel ATSAMA5D35"
select ARCH_CHIP_SAMA5D3
endchoice # Atmel AT91SAMA5 Chip Selection
menu "ATSAMA5 Peripheral Support"
config SAMA5_DBGU
bool "Debug Unit Interrupt (DBGU)"
default n
config SAMA5_PIT
bool "Periodic Interval Timer Interrupt (PIT)"
default n
config SAMA5_WDT
bool "Watchdog timer Interrupt (WDT)"
default n
config SAMA5_HSMC
bool "Static Memory Controller (HSMC)"
default n
config SAMA5_SMD
bool "SMD Soft Modem (SMD)"
default n
config SAMA5_UART0
bool "UART 0"
default y
select ARCH_HAVE_UART0
config SAMA5_UART1
bool "UART 1"
default n
select ARCH_HAVE_UART1
config SAMA5_USART0
bool "USART 0"
default n
select ARCH_HAVE_USART0
config SAMA5_USART1
bool "USART 1"
default n
select ARCH_HAVE_USART1
config SAMA5_USART2
bool "USART 2"
default n
select ARCH_HAVE_USART2
config SAMA5_USART3
bool "USART 3"
default n
select ARCH_HAVE_USART3
config SAMA5_TWI0
bool "Two-Wire Interface 0 (TWI0)"
default n
config SAMA5_TWI1
bool "Two-Wire Interface 1 (TWI1)"
default n
config SAMA5_TWI2
bool "Two-Wire Interface 2 (TWI2)"
default n
config SAMA5_HSMCI0
bool "High Speed Multimedia Card Interface 0 (HSMCI0)"
default n
select ARCH_HAVE_SDIO
config SAMA5_HSMCI1
bool "High Speed Multimedia Card Interface 1 (HSMCI1)"
default n
select ARCH_HAVE_SDIO
config SAMA5_HSMCI2
bool "High Speed Multimedia Card Interface 2 (HSMCI2)"
default n
select ARCH_HAVE_SDIO
config SAMA5_SPI0
bool "Serial Peripheral Interface 0 (SPI0)"
default n
config SAMA5_SPI1
bool "Serial Peripheral Interface 1 (SPI1)"
default n
config SAMA5_TC0
bool "Timer Counter 0 (ch. 0, 1, 2) (TC0)"
default n
config SAMA5_TC1
bool "Timer Counter 1 (ch. 3, 4, 5) (TC1)"
default n
config SAMA5_PWM
bool "Pulse Width Modulation Controller (PWM)"
default n
config SAMA5_ADC
bool "Touch Screen ADC Controller (ADC)"
default n
config SAMA5_DMAC0
bool "DMA Controller 0 (DMAC0)"
default n
select ARCH_DMA
config SAMA5_DMAC1
bool "DMA Controller 1 (DMAC1)"
default n
select ARCH_DMA
config SAMA5_UHPHS
bool "USB Host High Speed (UHPHS)"
default n
config SAMA5_UDPHS
bool "USB Device High Speed (UDPHS)"
default n
config SAMA5_GMAC
bool "Gigabit Ethernet MAC (GMAC)"
default n
config SAMA5_EMAC
bool "Ethernet MAC (EMAC)"
default n
config SAMA5_LCDC
bool "LCD Controller (LCDC)"
default n
config SAMA5_ISI
bool "Image Sensor Interface (ISI)"
default n
config SAMA5_SSC0
bool "Synchronous Serial Controller 0 (SSC0)"
default n
config SAMA5_SSC1
bool "Synchronous Serial Controller 1 (SSC1)"
default n
config SAMA5_CAN0
bool "CAN controller 0 (CAN0)"
default n
config SAMA5_CAN1
bool "CAN controller 1 (CAN1)"
default n
config SAMA5_SHA
bool "Secure Hash Algorithm (SHA)"
default n
config SAMA5_AES
bool "Advanced Encryption Standard (AES)"
default n
config SAMA5_TDES
bool "Triple Data Encryption Standard (TDES)"
default n
config SAMA5_TRNG
bool "True Random Number Generator (TRNG)"
default n
config SAMA5_ARM
bool "Performance Monitor Unit (ARM)"
default n
config SAMA5_FUSE
bool "Fuse Controller (FUSE)"
default n
config SAMA5_MPDDRC
bool "MPDDR controller (MPDDRC)"
default n
endmenu # ATSAMA5 Peripheral Support
config SAMA5_PIO_IRQ
bool "PIO pin interrupts"
---help---
Enable support for interrupting PIO pins
if SAMA5_PIO_IRQ
config SAMA5_PIOA_IRQ
bool "PIOA interrupts"
default n
config SAMA5_PIOB_IRQ
bool "PIOB interrupts"
default n
config SAMA5_PIOC_IRQ
bool "PIOC interrupts"
default n
config SAMA5_PIOD_IRQ
bool "PIOD interrupts"
default n
config SAMA5_PIOE_IRQ
bool "PIOE interrupts"
default n
endif # PIO_IRQ
if SAMA5_SPI0 || SAMA5_SPI1
menu "SPI device driver options"
config SAMA5_SPI_DMA
bool "SPI DMA"
default n
depends on (SAMA5_DMAC0 && SAMA5_SPI0) || (SAMA5_DMAC1 && SAMA5_SPI1)
---help---
Use DMA to improve SPI transfer performance.
config SAMA5_SPI_DMATHRESHOLD
int "SPI DMA threshold"
default 4
depends on SAMA5_SPI_DMA
---help---
When SPI DMA is enabled, small DMA transfers will still be performed
by polling logic. But we need a threshold value to determine what
is small. That value is provided by SAMA5_SPI_DMATHRESHOLD.
config SAMA5_SPI_DMADEBUG
bool "SPI DMA transfer debug"
depends on SAMA5_SPI_DMA && DEBUG && DEBUG_DMA
default n
---help---
Enable special debug instrumentation analyze SPI DMA data transfers.
This logic is as non-invasive as possible: It samples DMA
registers at key points in the data transfer and then dumps all of
the registers at the end of the transfer.
config SAMA5_SPI_REGDEBUG
bool "SPI Register level debug"
depends on DEBUG
default n
---help---
Output detailed register-level SPI device debug information. Requires also DEBUG.
endmenu # SPI device driver options
endif # SAMA5_SPI0 || SAMA5_SPI1
if SAMA5_HSMCI0 || SAMA5_HSMCI1 || SAMA5_HSMCI2
menu "HSMCI device driver options"
config SAMA5_HSMCI_RDPROOF
bool "Read Proof Enable"
default n
---help---
Enabling Read Proof allows to stop the HSMCI Clock during read
access if the internal FIFO is full. This will guarantee data
integrity, not bandwidth.
config SAMA5_HSMCI_WRPROOF
bool "Write Proof Enable"
default n
---help---
Enabling Write Proof allows to stop the HSMCI Clock during write
access if the internal FIFO is full. This will guarantee data
integrity, not bandwidth.
config SAMA5_HSMCI_XFRDEBUG
bool "HSMCI transfer debug"
depends on DEBUG_FS && DEBUG_VERBOSE
default n
---help---
Enable special debug instrumentation analyze HSMCI data transfers.
This logic is as non-invasive as possible: It samples HSMCI
registers at key points in the data transfer and then dumps all of
the registers at the end of the transfer. If DEBUG_DMA is also
enabled, then DMA register will be collected as well. Requires also
DEBUG_FS and DEBUG_VERBOSE.
config SAMA5_HSMCI_CMDDEBUG
bool "HSMCI command debug"
depends on DEBUG_FS && DEBUG_VERBOSE
default n
---help---
Enable special debug instrumentation analyze HSMCI commands. This
logic is as non-invasive as possible: It samples HSMCI registers at
key points in the data transfer and then dumps all of the registers
at the end of the transfer. If DEBUG_DMA is also enabled, then DMA
register will be collected as well. Requires also DEBUG_FS and
DEBUG_VERBOSE.
config SAMA5_HSMCI_REGDEBUG
bool "HSMCI Register level debug"
depends on DEBUG
default n
---help---
Output detailed register-level HSCMI device debug information.
Very invasive! Requires also DEBUG.
endmenu # HSMCI device driver options
endif # SAMA5_HSMCI0 || SAMA5_HSMCI1 || SAMA5_HSMCI2
if SAMA5_UHPHS
menu "USB High Speed Host device driver options"
config SAMA5_OHCI
bool "Full/low speed OHCI support"
default n
---help---
Build support for the SAMA5 USB full speed Open Host Controller
Interface (OHCI).
if SAMA5_OHCI
config SAMA5_OHCI_NEDS
int "Number of endpoint descriptors"
default 6
config SAMA5_OHCI_NTDS
int "Number of transfer descriptors"
default 9
config SAMA5_OHCI_TDBUFFERS
int "Number of transfer descriptor buffers"
default 6
config SAMA5_OHCI_TDBUFSIZE
int "Size of one transfer descriptor buffer"
default 128
---help---
The size of one transfer descriptor (TD) buffer in bytes. The TD
buffer size must be an even number of 32-bit words
config SAMA5_OHCI_REGDEBUG
bool "Enable low-level OHCI register debug"
default n
depends on DEBUG
endif # SAMA5_OHCI
config SAMA5_EHCI
bool "High speed EHCI support"
default n
---help---
Build support for the SAMA5 USB high speed Enhanced Host Controller
Interface (EHCI). If low/full speed is needed too, then you must
also enable the OHCI controller.
if SAMA5_EHCI
config SAMA5_EHCI_NQHS
int "Number of Queue Head (QH) structures"
default 4
---help---
Configurable number of Queue Head (QH) structures. The default is
one per Root hub port plus one for EP0 (4).
config SAMA5_EHCI_NQTDS
int "Number of Queue Element Transfer Descriptor (qTDs)"
default 6
---help---
Configurable number of Queue Element Transfer Descriptor (qTDs).
The default is one per root hub plus three from EP0 (6).
config SAMA5_EHCI_BUFSIZE
int "Size of one request/descriptor buffer"
default 128
---help---
The size of one request/descriptor buffer in bytes. The TD buffe
size must be an even number of 32-bit words and must be large enough
to hangle the largest transfer via a SETUP request.
config SAMA5_EHCI_REGDEBUG
bool "Enable low-level EHCI register debug"
default n
depends on DEBUG
endif # SAMA5_EHCI
if SAMA5_OHCI || SAMA5_EHCI
config SAMA5_UHPHS_RHPORT1
bool "Use Port A"
default y
depends on !SAMA5_UDPHS
config SAMA5_UHPHS_RHPORT2
bool "Use Port B"
default y
config SAMA5_UHPHS_RHPORT3
bool "Use Port C"
default y
endif # SAMA5_OHCI || SAMA5_EHCI
endmenu # USB High Speed Host driver option
endif # SAMA5_UHPHS
menu "External Memory Configuration"
config SAMA5_DDRCS
bool "External DDR-SDRAM Memory"
default n
depends on SAMA5_MPDDRC
---help---
Build in support for DDR-SDRAM memory resources.
if SAMA5_DDRCS
config SAMA5_DDRCS_SIZE
int "DDR-SDRAM Memory size"
default 0
---help---
Mapped size of the DDR-SDRAM memory region.
choice
prompt "DDR-SDRAM Memory Type"
default SAMA5_DDRCS_LPDDR1
---help---
Select the type of DDR-SDRAM memory present
config SAMA5_DDRCS_LPDDR1
bool "Low-power DDR1-SDRAM (LPDDR1)"
config SAMA5_DDRCS_LPDDR2
bool "Low-power DDR2-SDRAM-S4 (LPDDR2)"
endchoice # DDR-SDRAM Memory Type
endif # SAMA5_DDRCS
config SAMA5_EBICS0
bool "External CS0 Memory"
default n
depends on SAMA5_HSMC
---help---
Build in support for memory resources in the chip select 0 (CS0)
memory region.
if SAMA5_EBICS0
config SAMA5_EBICS0_SIZE
int "CS0 Memory size"
default 0
---help---
Mapped size of the memory region at CS0.
choice
prompt "CS0 Memory Type"
default SAMA5_EBICS0_NOR
---help---
Select the type of memory present on CS0
config SAMA5_EBICS0_SRAM
bool "SRAM"
config SAMA5_EBICS0_PSRAM
bool "PSRAM"
config SAMA5_EBICS0_PROM
bool "PROM"
config SAMA5_EBICS0_EEPROM
bool "EEPROM"
config SAMA5_EBICS0_EPROM
bool "EPROM"
config SAMA5_EBICS0_LCD
bool "LCD"
config SAMA5_EBICS0_NOR
bool "NOR Flash"
config SAMA5_EBICS0_NAND
bool "NAND Flash"
endchoice # CS0 Memory Type
endif # SAMA5_EBICS0
config SAMA5_EBICS1
bool "External CS1 Memory"
default n
depends on SAMA5_HSMC
---help---
Build in support for memory resources in the chip select 1 (CS1)
memory region.
if SAMA5_EBICS1
config SAMA5_EBICS1_SIZE
int "CS1 Memory size"
default 0
---help---
Mapped size of the memory region at CS1.
choice
prompt "CS1 Memory Type"
default SAMA5_EBICS1_NOR
---help---
Select the type of memory present on CS1
config SAMA5_EBICS1_SRAM
bool "SRAM"
config SAMA5_EBICS1_PSRAM
bool "PSRAM"
config SAMA5_EBICS1_PROM
bool "PROM"
config SAMA5_EBICS1_EEPROM
bool "EEPROM"
config SAMA5_EBICS1_EPROM
bool "EPROM"
config SAMA5_EBICS1_LCD
bool "LCD"
config SAMA5_EBICS1_NOR
bool "NOR Flash"
config SAMA5_EBICS1_NAND
bool "NAND Flash"
endchoice # CS1 Memory Type
endif # SAMA5_EBICS1
config SAMA5_EBICS2
bool "External CS2 Memory"
depends on SAMA5_HSMC
default n
---help---
Build in support for memory resources in the chip select 2 (CS2)
memory region.
if SAMA5_EBICS2
config SAMA5_EBICS2_SIZE
int "CS2 Memory size"
default 0
---help---
Mapped size of the memory region at CS2.
choice
prompt "CS2 Memory Type"
default SAMA5_EBICS2_NOR
---help---
Select the type of memory present on CS2
config SAMA5_EBICS2_SRAM
bool "SRAM"
config SAMA5_EBICS2_PSRAM
bool "PSRAM"
config SAMA5_EBICS2_PROM
bool "PROM"
config SAMA5_EBICS2_EEPROM
bool "EEPROM"
config SAMA5_EBICS2_EPROM
bool "EPROM"
config SAMA5_EBICS2_LCD
bool "LCD"
config SAMA5_EBICS2_NOR
bool "NOR Flash"
config SAMA5_EBICS2_NAND
bool "NAND Flash"
endchoice # CS2 Memory Type
endif # SAMA5_EBICS2
config SAMA5_EBICS3
bool "External CS3 Memory"
default n
depends on SAMA5_HSMC
---help---
Build in support for memory resources in the chip select 3 (CS3)
memory region.
if SAMA5_EBICS3
config SAMA5_EBICS3_SIZE
int "CS3 Memory size"
default 0
---help---
Mapped size of the memory region at CS3.
choice
prompt "CS3 Memory Type"
default SAMA5_EBICS3_NOR
---help---
Select the type of memory present on CS3
config SAMA5_EBICS3_SRAM
bool "SRAM"
config SAMA5_EBICS3_PSRAM
bool "PSRAM"
config SAMA5_EBICS3_PROM
bool "PROM"
config SAMA5_EBICS3_EEPROM
bool "EEPROM"
config SAMA5_EBICS3_EPROM
bool "EPROM"
config SAMA5_EBICS3_LCD
bool "LCD"
config SAMA5_EBICS3_NOR
bool "NOR Flash"
config SAMA5_EBICS3_NAND
bool "NAND Flash"
endchoice # CS3 Memory Type
endif # SAMA5_EBICS3
endmenu # External Memory Configuration
choice
prompt "SAMA5 Boot Configuration"
default SAMA5_BOOT_ISRAM
---help---
The startup code needs to know if the code is running from internal SRAM,
external SRAM, or CS0-3 in order to initialize properly. Note that the
boot device is not specified for cases where the code is copied into
internal SRAM; those cases are all covered by SAMA5_BOOT_ISRAM.
config SAMA5_BOOT_ISRAM
bool "Running from internal SRAM"
config SAMA5_BOOT_SDRAM
bool "Running from external SDRAM"
depends on SAMA5_DDRCS
config SAMA5_BOOT_CS0FLASH
bool "Running in external FLASH CS0"
depends on SAMA5_EBICS0_NOR
config SAMA5_BOOT_CS0SRAM
bool "Running in external FLASH CS0"
depends on SAMA5_EBICS0_SRAM || SAMA5_EBICS0_PSRAM
config SAMA5_BOOT_CS1FLASH
bool "Running in external FLASH CS1"
depends on SAMA5_EBICS1_NOR
config SAMA5_BOOT_CS1SRAM
bool "Running in external FLASH CS1"
depends on SAMA5_EBICS1_SRAM || SAMA5_EBICS1_PSRAM
config SAMA5_BOOT_CS2FLASH
bool "Running in external FLASH CS2"
depends on SAMA5_EBICS2_NOR
config SAMA5_BOOT_CS2SRAM
bool "Running in external FLASH CS2"
depends on SAMA5_EBICS2_SRAM || SAMA5_EBICS2_PSRAM
config SAMA5_BOOT_CS2FLASH
bool "Running in external FLASH CS3"
depends on SAMA5_EBICS3_NOR
config SAMA5_BOOT_CS3SRAM
bool "Running in external FLASH CS3"
depends on SAMA5_EBICS3_SRAM || SAMA5_EBICS3_PSRAM
endchoice # SAMA5 Boot Configuration
menu "Heap Configuration"
config SAMA5_ISRAM_HEAP
bool "Include ISRAM in heap"
default y
depends on !SAMA5_BOOT_ISRAM
---help---
Include the internal SRAM memory in the heap.
NOTE: MM_REGIONS must also be set to indicate the total number of
memory regions to be added to the heap.
*** DO NOT SELECT THIS OPTION IF YOU ARE EXECUTING FROM INTERNAL SRAM!!**
In this case, the remaining ISRAM will automatically be added to the
heap (using RAM_END).
config SAMA5_DDRCS_HEAP
bool "Include DDR-SDRAM in heap"
default y
depends on SAMA5_DDRCS && !SAMA5_BOOT_SDRAM
---help---
Include the DDR-SDRAM memory in the heap.
NOTE: MM_REGIONS must also be set to indicate the total number of
memory regions to be added to the heap.
*** DO NOT SELECT THIS OPTION IF YOU ARE EXECUTING FROM SDRAM!!**
In this case, the remaining SDRAM will automatically be added to the
heap (using RAM_END)
config SAMA5_EBICS0_HEAP
bool "Include SRAM/PSRAM in heap"
default y
depends on (SAMA5_EBICS0_SRAM || SAMA5_EBICS0_PSRAM) && !SAMA5_BOOT_CS0SRAM
---help---
Include the CS0 SRAM/PSREAM memory in the heap.
NOTE: MM_REGIONS must also be set to indicate the total number of
memory regions to be added to the heap.
*** DO NOT SELECT THIS OPTION IF YOU ARE EXECUTING FROM CS0 SRAM!!**
In this case, the remaining SRAM will automatically be added to the
heap (using RAM_END).
config SAMA5_EBICS1_HEAP
bool "Include SRAM/PSRAM in heap"
default y
depends on (SAMA5_EBICS1_SRAM || SAMA5_EBICS1_PSRAM) && !SAMA5_BOOT_CS1SRAM
---help---
Include the CS1 SRAM/PSREAM memory in the heap.
NOTE: MM_REGIONS must also be set to indicate the total number of
memory regions to be added to the heap.
*** DO NOT SELECT THIS OPTION IF YOU ARE EXECUTING FROM CS1 SRAM!!**
In this case, the remaining SRAM will automatically be added to the
heap (using RAM_END).
config SAMA5_EBICS2_HEAP
bool "Include SRAM/PSRAM in heap"
default y
depends on (SAMA5_EBICS2_SRAM || SAMA5_EBICS2_PSRAM) && !SAMA5_BOOT_CS2SRAM
---help---
Include the CS2 SRAM/PSREAM memory in the heap.
NOTE: MM_REGIONS must also be set to indicate the total number of
memory regions to be added to the heap.
*** DO NOT SELECT THIS OPTION IF YOU ARE EXECUTING FROM CS2 SRAM!!**
In this case, the remaining SRAM will automatically be added to the
heap (using RAM_END).
config SAMA5_EBICS3_HEAP
bool "Include SRAM/PSRAM in heap"
default y
depends on (SAMA5_EBICS3_SRAM || SAMA5_EBICS3_PSRAM) && !SAMA5_BOOT_CS3SRAM
---help---
Include the CS3 SRAM/PSREAM memory in the heap.
*** DO NOT SELECT THIS OPTION IF YOU ARE EXECUTING FROM CS3 SRAM!!**
In this case, the remaining SRAM will automatically be added to the
heap (using RAM_END).
endmenu # Heap Configuration
endif # ARCH_CHIP_SAMA5
|