1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
|
/************************************************************************************
* arch/arm/src/samv7/sam4e_periphclks.h
*
* Copyright (C) 2015 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org>
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in
* the documentation and/or other materials provided with the
* distribution.
* 3. Neither the name NuttX nor the names of its contributors may be
* used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
************************************************************************************/
#ifndef __ARCH_ARM_SRC_SAMV7_SAMV71_PERIPHCLKS_H
#define __ARCH_ARM_SRC_SAMV7_SAMV71_PERIPHCLKS_H
/************************************************************************************
* Included Files
************************************************************************************/
#include <nuttx/config.h>
#include <stdint.h>
#include <arch/irq.h>
#include "chip/sam_pmc.h"
/************************************************************************************
* Pre-processor Definitions
************************************************************************************/
/* Helper macros */
#define sam_enableperiph0(s) putreg32((1 << (s)), SAM_PMC_PCER0)
#define sam_enableperiph1(s) putreg32((1 << ((s) - 32)), SAM_PMC_PCER1)
#define sam_disableperiph0(s) putreg32((1 << (s)), SAM_PMC_PCDR0)
#define sam_disableperiph1(s) putreg32((1 << ((s) - 32)), SAM_PMC_PCDR1)
#define sam_supc_enableclk()
#define sam_rstc_enableclk()
#define sam_rtc_enableclk()
#define sam_rtt_enableclk()
#define sam_wdt0_enableclk()
#define sam_pmc_enableclk()
#define sam_efc_enableclk()
#define sam_uart0_enableclk() sam_enableperiph0(SAM_PID_UART0)
#define sam_uart1_enableclk() sam_enableperiph0(SAM_PID_UART1)
#define sam_smc_enableclk() sam_enableperiph0(SAM_PID_SMC)
#define sam_pioa_enableclk() sam_enableperiph0(SAM_PID_PIOA)
#define sam_piob_enableclk() sam_enableperiph0(SAM_PID_PIOB)
#define sam_pioc_enableclk() sam_enableperiph0(SAM_PID_PIOC)
#define sam_usart0_enableclk() sam_enableperiph0(SAM_PID_USART0)
#define sam_usart1_enableclk() sam_enableperiph0(SAM_PID_USART1)
#define sam_usart2_enableclk() sam_enableperiph0(SAM_PID_USART2)
#define sam_piod_enableclk() sam_enableperiph0(SAM_PID_PIOD)
#define sam_pioe_enableclk() sam_enableperiph0(SAM_PID_PIOE)
#define sam_hsmci0_enableclk() sam_enableperiph0(SAM_PID_HSMCI0)
#define sam_twihs0_enableclk() sam_enableperiph0(SAM_PID_TWIHS0)
#define sam_twihs1_enableclk() sam_enableperiph0(SAM_PID_TWIHS1)
#define sam_spi0_enableclk() sam_enableperiph0(SAM_PID_SPI0)
#define sam_ssc_enableclk() sam_enableperiph0(SAM_PID_SSC0)
#define sam_tc0_enableclk() sam_enableperiph0(SAM_PID_TC0)
#define sam_tc1_enableclk() sam_enableperiph0(SAM_PID_TC1)
#define sam_tc2_enableclk() sam_enableperiph0(SAM_PID_TC2)
#define sam_tc3_enableclk() sam_enableperiph0(SAM_PID_TC3)
#define sam_tc4_enableclk() sam_enableperiph0(SAM_PID_TC4)
#define sam_tc5_enableclk() sam_enableperiph0(SAM_PID_TC5)
#define sam_afec0_enableclk() sam_enableperiph0(SAM_PID_AFEC0)
#define sam_dacc_enableclk() sam_enableperiph0(SAM_PID_DACC)
#define sam_pwm0_enableclk() sam_enableperiph0(SAM_PID_PWM0)
#define sam_icm_enableclk() sam_enableperiph1(SAM_PID_ICM)
#define sam_acc_enableclk() sam_enableperiph1(SAM_PID_ACC)
#define sam_usbhs_enableclk() sam_enableperiph1(SAM_PID_USBHS)
#define sam_mcan00_enableclk() sam_enableperiph1(SAM_PID_MCAN00)
#define sam_mcan01_enableclk()
#define sam_mcan10_enableclk() sam_enableperiph1(SAM_PID_MCAN10)
#define sam_mcan11_enableclk()
#define sam_emac0_enableclk() sam_enableperiph1(SAM_PID_EMAC0)
#define sam_afec1_enableclk() sam_enableperiph1(SAM_PID_AFEC1)
#define sam_twihs2_enableclk() sam_enableperiph1(SAM_PID_TWIHS2)
#define sam_spi1_enableclk() sam_enableperiph1(SAM_PID_SPI1)
#define sam_qspi_enableclk() sam_enableperiph1(SAM_PID_QSPI)
#define sam_uart2_enableclk() sam_enableperiph1(SAM_PID_UART2)
#define sam_uart3_enableclk() sam_enableperiph1(SAM_PID_UART3)
#define sam_uart4_enableclk() sam_enableperiph1(SAM_PID_UART4)
#define sam_tc6_enableclk() sam_enableperiph1(SAM_PID_TC6)
#define sam_tc7_enableclk() sam_enableperiph1(SAM_PID_TC7)
#define sam_tc8_enableclk() sam_enableperiph1(SAM_PID_TC8)
#define sam_tc9_enableclk() sam_enableperiph1(SAM_PID_TC9)
#define sam_tc10_enableclk() sam_enableperiph1(SAM_PID_TC10)
#define sam_tc11_enableclk() sam_enableperiph1(SAM_PID_TC11)
#define sam_mlb0_enableclk() sam_enableperiph1(SAM_PID_MLB0)
#define sam_mlb1_enableclk()
#define sam_aes_enableclk() sam_enableperiph1(SAM_PID_AES)
#define sam_trng_enableclk() sam_enableperiph1(SAM_PID_TRNG)
#define sam_xdmac_enableclk() sam_enableperiph1(SAM_PID_XDMAC)
#define sam_isi_enableclk() sam_enableperiph1(SAM_PID_ISI)
#define sam_pwm1_enableclk() sam_enableperiph1(SAM_PID_PWM1)
#define sam_fpu_enableclk()
#define sam_sdramc_enableclk() sam_enableperiph1(SAM_PID_SDRAMC) /* REVISIT: Does this exist? */
#define sam_wdt1_enableclk()
#define sam_ccw_enableclk()
#define sam_supc_disableclk()
#define sam_rstc_disableclk()
#define sam_rtc_disableclk()
#define sam_rtt_disableclk()
#define sam_wdt0_disableclk()
#define sam_pmc_disableclk()
#define sam_efc_disableclk()
#define sam_uart0_disableclk() sam_disableperiph0(SAM_PID_UART0)
#define sam_uart1_disableclk() sam_disableperiph0(SAM_PID_UART1)
#define sam_smc_disableclk() sam_disableperiph0(SAM_PID_SMC)
#define sam_pioa_disableclk() sam_disableperiph0(SAM_PID_PIOA)
#define sam_piob_disableclk() sam_disableperiph0(SAM_PID_PIOB)
#define sam_pioc_disableclk() sam_disableperiph0(SAM_PID_PIOC)
#define sam_usart0_disableclk() sam_disableperiph0(SAM_PID_USART0)
#define sam_usart1_disableclk() sam_disableperiph0(SAM_PID_USART1)
#define sam_usart2_disableclk() sam_disableperiph0(SAM_PID_USART2)
#define sam_piod_disableclk() sam_disableperiph0(SAM_PID_PIOD)
#define sam_pioe_disableclk() sam_disableperiph0(SAM_PID_PIOE)
#define sam_hsmci0_disableclk() sam_disableperiph0(SAM_PID_HSMCI0)
#define sam_twihs0_disableclk() sam_disableperiph0(SAM_PID_TWIHS0)
#define sam_twihs1_disableclk() sam_disableperiph0(SAM_PID_TWIHS1)
#define sam_spi0_disableclk() sam_disableperiph0(SAM_PID_SPI0)
#define sam_ssc_disableclk() sam_disableperiph0(SAM_PID_SSC0)
#define sam_tc0_disableclk() sam_disableperiph0(SAM_PID_TC0)
#define sam_tc1_disableclk() sam_disableperiph0(SAM_PID_TC1)
#define sam_tc2_disableclk() sam_disableperiph0(SAM_PID_TC2)
#define sam_tc3_disableclk() sam_disableperiph0(SAM_PID_TC3)
#define sam_tc4_disableclk() sam_disableperiph0(SAM_PID_TC4)
#define sam_tc5_disableclk() sam_disableperiph0(SAM_PID_TC5)
#define sam_afec0_disableclk() sam_disableperiph0(SAM_PID_AFEC0)
#define sam_dacc_disableclk() sam_disableperiph0(SAM_PID_DACC)
#define sam_pwm0_disableclk() sam_disableperiph0(SAM_PID_PWM0)
#define sam_icm_disableclk() sam_disableperiph1(SAM_PID_ICM)
#define sam_acc_disableclk() sam_disableperiph1(SAM_PID_ACC)
#define sam_usbhs_disableclk() sam_disableperiph1(SAM_PID_USBHS)
#define sam_mcan00_disableclk() sam_disableperiph1(SAM_PID_MCAN00)
#define sam_mcan01_disableclk()
#define sam_mcan10_disableclk() sam_disableperiph1(SAM_PID_MCAN10)
#define sam_mcan11_disableclk()
#define sam_emac0_disableclk() sam_disableperiph1(SAM_PID_EMAC0)
#define sam_afec1_disableclk() sam_disableperiph1(SAM_PID_AFEC1)
#define sam_twihs2_disableclk() sam_disableperiph1(SAM_PID_TWIHS2)
#define sam_spi1_disableclk() sam_disableperiph1(SAM_PID_SPI1)
#define sam_qspi_disableclk() sam_disableperiph1(SAM_PID_QSPI)
#define sam_uart2_disableclk() sam_disableperiph1(SAM_PID_UART2)
#define sam_uart3_disableclk() sam_disableperiph1(SAM_PID_UART3)
#define sam_uart4_disableclk() sam_disableperiph1(SAM_PID_UART4)
#define sam_tc6_disableclk() sam_disableperiph1(SAM_PID_TC6)
#define sam_tc7_disableclk() sam_disableperiph1(SAM_PID_TC7)
#define sam_tc8_disableclk() sam_disableperiph1(SAM_PID_TC8)
#define sam_tc9_disableclk() sam_disableperiph1(SAM_PID_TC9)
#define sam_tc10_disableclk() sam_disableperiph1(SAM_PID_TC10)
#define sam_tc11_disableclk() sam_disableperiph1(SAM_PID_TC11)
#define sam_mlb0_disableclk() sam_disableperiph1(SAM_PID_MLB0)
#define sam_mlb1_disableclk()
#define sam_aes_disableclk() sam_disableperiph1(SAM_PID_AES)
#define sam_trng_disableclk() sam_disableperiph1(SAM_PID_TRNG)
#define sam_xdmac_disableclk() sam_disableperiph1(SAM_PID_XDMAC)
#define sam_isi_disableclk() sam_disableperiph1(SAM_PID_ISI)
#define sam_pwm1_disableclk() sam_disableperiph1(SAM_PID_PWM1)
#define sam_fpu_disableclk()
#define sam_sdramc_disableclk() sam_disableperiph1(SAM_PID_SDRAMC) /* REVISIT: Does this exist? */
#define sam_wdt1_disableclk()
#define sam_ccw_disableclk()
/************************************************************************************
* Public Types
************************************************************************************/
/************************************************************************************
* Inline Functions
************************************************************************************/
#ifndef __ASSEMBLY__
/************************************************************************************
* Public Data
************************************************************************************/
#undef EXTERN
#if defined(__cplusplus)
#define EXTERN extern "C"
extern "C"
{
#else
#define EXTERN extern
#endif
/************************************************************************************
* Public Function Prototypes
************************************************************************************/
#undef EXTERN
#if defined(__cplusplus)
}
#endif
#endif /* __ASSEMBLY__ */
#endif /* __ARCH_ARM_SRC_SAMV7_SAMV71_PERIPHCLKS_H */
|
