1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
|
/****************************************************************************
* arch/sh/src/sh1/sh1_irq.c
*
* Copyright (C) 2008-2009, 2011 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org>
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in
* the documentation and/or other materials provided with the
* distribution.
* 3. Neither the name NuttX nor the names of its contributors may be
* used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
****************************************************************************/
/****************************************************************************
* Included Files
****************************************************************************/
#include <nuttx/config.h>
#include <stdint.h>
#include <errno.h>
#include <debug.h>
#include <nuttx/irq.h>
#include "up_arch.h"
#include "up_internal.h"
#include "chip.h"
/****************************************************************************
* Definitions
****************************************************************************/
/****************************************************************************
* Public Data
****************************************************************************/
volatile uint32_t *current_regs;
/****************************************************************************
* Private Data
****************************************************************************/
/****************************************************************************
* Private Functions
****************************************************************************/
/****************************************************************************
* Public Funtions
****************************************************************************/
/****************************************************************************
* Name: up_irqinitialize
****************************************************************************/
void up_irqinitialize(void)
{
/* Currents_regs is non-NULL only while processing an interrupt */
current_regs = NULL;
/* Enable interrupts */
#ifndef CONFIG_SUPPRESS_INTERRUPTS
irqenable();
#endif
}
/****************************************************************************
* Name: up_prioritize_irq
*
* Description:
* set interrupt priority
*
****************************************************************************/
#ifdef CONFIG_ARCH_IRQPRIO
void up_prioritize_irq(int irq, int priority)
{
uint16_t mask;
uint16_t reg16;
uint32_t reg;
int shift;
#ifdef CONFIG_DEBUG
if ((unsigned) irq > NR_IRQS || (unsigned)priority > 15)
{
dbg("Invalid parameters\n");
return;
}
#endif
/* Get the register to set, the mask for the bits to be set, and
* the shift value to position the bits in the register.
*/
switch (irq)
{
#if 0 /* Not yet supported */
case SH1_IRQ0_IRQ:
mask = SH1_IPRA_IRQ0MASK;
shift = SH1_IPRA_IRQ0SHIFT;
goto ipra;
case SH1_IRQ1_IRQ:
mask = SH1_IPRA_IRQ1MASK;
shift = SH1_IPRA_IRQ1SHIFT;
goto ipra;
case SH1_IRQ2_IRQ:
mask = SH1_IPRA_IRQ2MASK;
shift = SH1_IPRA_IRQ2SHIFT;
goto ipra;
case SH1_IRQ3_IRQ:
mask = SH1_IPRA_IRQ3MASK;
shift = SH1_IPRA_IRQ3SHIFT;
goto ipra;
ipra:
reg = SH1_INTC_IPRA;
break;
case SH1_IRQ4_IRQ:
mask = SH1_IPRB_IRQ4MASK;
shift = SH1_IPRB_IRQ4SHIFT;
goto iprb;
case SH1_IRQ5_IRQ:
mask = SH1_IPRB_IRQ5MASK;
shift = SH1_IPRB_IRQ5SHIFT;
goto iprb;
case SH1_IRQ6_IRQ:
mask = SH1_IPRB_IRQ6MASK;
shift = SH1_IPRB_IRQ6SHIFT;
goto iprb;
case SH1_IRQ7_IRQ:
mask = SH1_IPRB_IRQ7MASK;
shift = SH1_IPRB_IRQ7SHIFT;
goto iprb;
iprb:
reg = SH1_INTC_IPRB;
break;
#endif
#if defined(CONFIG_SH1_DMAC0) || defined(CONFIG_SH1_DMAC1)
case SH1_DEI0_IRQ:
case SH1_DEI1_IRQ:
mask = SH1_IPRC_DM01MASK;
shift = SH1_IPRC_DM01SHIFT;
goto iprc;
#endif
#if defined(CONFIG_SH1_DMAC2) || defined(CONFIG_SH1_DMAC3)
case SH1_DEI2_IRQ:
case SH1_DEI3_IRQ:
mask = SH1_IPRC_DM23MASK;
shift = SH1_IPRC_DM23SHIFT;
goto iprc;
#endif
#ifdef CONFIG_SH1_ITU1
case SH1_IMIA1_IRQ:
case SH1_IMIB1_IRQ:
case SH1_OVI1_IRQ:
mask = SH1_IPRC_ITU1MASK;
shift = SH1_IPRC_ITU1SHIFT;
goto iprc;
#endif
case SH1_IMIA0_IRQ:
case SH1_IMIB0_IRQ:
case SH1_OVI0_IRQ:
mask = SH1_IPRC_ITU0MASK;
shift = SH1_IPRC_ITU0SHIFT;
goto iprc;
iprc:
reg = SH1_INTC_IPRC;
break;
#if defined(CONFIG_SH1_ITU2) || defined(CONFIG_SH1_ITU3) || \
defined(CONFIG_SH1_ITU4) || defined(CONFIG_SH1_SCI0)
#ifdef CONFIG_SH1_ITU2
case SH1_IMIA2_IRQ:
case SH1_IMIB2_IRQ:
case SH1_OVI2_IRQ:
mask = SH1_IPRD_ITU2MASK;
shift = SH1_IPRD_ITU2SHIFT;
goto iprd;
#endif
#ifdef CONFIG_SH1_ITU3
case SH1_IMIA3_IRQ:
case SH1_IMIB3_IRQ:
case SH1_OVI3_IRQ:
mask = SH1_IPRD_ITU3MASK;
shift = SH1_IPRD_ITU3SHIFT;
goto iprd;
#endif
#ifdef CONFIG_SH1_ITU4
case SH1_IMIA4_IRQ:
case SH1_IMIB4_IRQ:
case SH1_OVI4_IRQ:
mask = SH1_IPRD_ITU4MASK;
shift = SH1_IPRD_ITU4SHIFT;
goto iprd;
#endif
#ifdef CONFIG_SH1_SCI0
case SH1_ERI0_IRQ:
case SH1_RXI0_IRQ:
case SH1_TXI0_IRQ:
case SH1_TEI0_IRQ:
mask = SH1_IPRD_SCI0MASK;
shift = SH1_IPRD_SCI0SHIFT;
goto iprd;
#endif
iprd:
reg = SH1_INTC_IPRD;
break;
#endif
#if defined(CONFIG_SH1_SCI1) || defined(CONFIG_SH1_PCU) || \
defined(CONFIG_SH1_AD) || defined(CONFIG_SH1_WDT) || defined(CONFIG_SH1_CMI)
#ifdef CONFIG_SH1_SCI1
case SH1_ERI1_IRQ:
case SH1_RXI1_IRQ:
case SH1_TXI1_IRQ:
case SH1_TEI1_IRQ:
mask = SH1_IPRE_SCI1MASK;
shift = SH1_IPRE_SCI1SHIFT;
goto ipre;
#endif
#if defined(CONFIG_SH1_PCU) || defined(CONFIG_SH1_AD)
case SH1_PEI_IRQ:
case SH1_ADITI_IRQ:
mask = SH1_IPRE_PRADMASK;
shift = SH1_IPRE_PRADSHIFT;
goto ipre;
#endif
#if defined(CONFIG_SH1_WDT) || defined(CONFIG_SH1_CMI)
case SH1_WDTITI_IRQ:
case SH1_CMI_IRQ:
mask = SH1_IPRE_WDRFMASK;
shift = SH1_IPRE_WDRFSHIFT;
goto ipre;
#endif
ipre:
reg = SH1_INTC_IPRE;
break;
#endif
default:
dbg("Invalid irq=%d\n", irq);
return;
}
/* Then set the priority bits */
reg16 = getreg16(reg);
reg16 &= ~mask;
reg16 |= (priority << shift);
putreg16(reg16, reg);
}
#endif /* CONFIG_ARCH_IRQPRIO */
|
