1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
|
/************************************************************************************
* configs/shenzhou/src/stm32_ili93xx.c
*
* Copyright (C) 2012 Gregory Nutt. All rights reserved.
* Authors: Gregory Nutt <gnutt@nuttx.org>
* Diego Sanchez <dsanchez@nx-engineering.com>
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in
* the documentation and/or other materials provided with the
* distribution.
* 3. Neither the name NuttX nor the names of its contributors may be
* used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
************************************************************************************/
/* TFT LCD
*
* -- ---- -------------- -----------------------------------------------------------
* PN NAME SIGNAL NOTES
* -- ---- -------------- -----------------------------------------------------------
* 37 PB2 DATA_LE To TFT LCD (CN13, ping 28)
* 96 PB9 F_CS To both the TFT LCD (CN13, pin 30) and to the W25X16 SPI FLASH
* 34 PC5 TP_INT JP6. To TFT LCD (CN13) module (CN13, pin 26)
* 65 PC8 LCD_CS Active low: Pulled high (CN13, pin 19)
* 66 PC9 TP_CS Active low: Pulled high (CN13, pin 31)
* 78 PC10 SPI3_SCK To TFT LCD (CN13, pin 29)
* 79 PC11 SPI3_MISO To TFT LCD (CN13, pin 25)
* 80 PC12 SPI3_MOSI To TFT LCD (CN13, pin 27)
* 58 PD11 SD_CS Active low: Pulled high (See also TFT LCD CN13, pin 32)
* 60 PD13 LCD_RS To TFT LCD (CN13, pin 20)
* 61 PD14 LCD_WR To TFT LCD (CN13, pin 21). Schematic is wrong LCD_WR is PB14.
* 62 PD15 LCD_RD To TFT LCD (CN13, pin 22)
* 97 PE0 DB00 To TFT LCD (CN13, pin 3)
* 98 PE1 DB01 To TFT LCD (CN13, pin 4)
* 1 PE2 DB02 To TFT LCD (CN13, pin 5)
* 2 PE3 DB03 To TFT LCD (CN13, pin 6)
* 3 PE4 DB04 To TFT LCD (CN13, pin 7)
* 4 PE5 DB05 To TFT LCD (CN13, pin 8)
* 5 PE6 DB06 To TFT LCD (CN13, pin 9)
* 38 PE7 DB07 To TFT LCD (CN13, pin 10)
* 39 PE8 DB08 To TFT LCD (CN13, pin 11)
* 40 PE9 DB09 To TFT LCD (CN13, pin 12)
* 41 PE10 DB10 To TFT LCD (CN13, pin 13)
* 42 PE11 DB11 To TFT LCD (CN13, pin 16)
* 43 PE12 DB12 To TFT LCD (CN13, pin 15)
* 44 PE13 DB13 To TFT LCD (CN13, pin 16)
* 45 PE14 DB14 To TFT LCD (CN13, pin 17)
* 46 PE15 DB15 To TFT LCD (CN13, pin 18)
*
* NOTE: The backlight signl NC_BL (CN13, pin 24) is pulled high and not under
* software control
*
* On LCD module:
* -- -------------- -------------------------------------------------------------------
* PN SIGNAL NOTES
* -- -------------- -------------------------------------------------------------------
* 3 DB01 To LCD DB1
* 4 DB00 To LCD DB0
* 5 DB03 To LCD DB3
* 6 DB02 To LCD DB2
* 7 DB05 To LCD DB5
* 8 DB04 To LCD DB4
* 9 DB07 To LCD DB7
* 10 DB06 To LCD DB6
* 11 DB09 To LCD DB9
* 12 DB08 To LCD DB8
* 13 DB11 To LCD DB11
* 14 DB10 To LCD DB10
* 15 DB13 To LCD DB13
* 16 DB12 To LCD DB12
* 17 DB15 To LCD DB15
* 18 DB14 To LCD DB14
* 19 RS To LCD RS
* 20 /LCD_CS To LCD CS
* 21 /RD To LCD RD
* 22 /WR To LCD WR
* 23 BL_EN (Not referenced)
* 24 /RESET
* 25 /INT To Touch IC /INT
* 26 MISO To Touch IC DOUT; To AT45DB161B SO; To SD card DAT0
* 27 LE To 74HC573 that controls LCD 8-bit/16-bit mode
* 28 MOSI To Touch IC DIN; To AT45DB161B SI; To SD card CMD
* 29 /DF_CS To AT45DB161B Data Flash /CS
* 30 SCLK To Touch IC DCLK; To AT45DB161B SCK; To SD card CLK
* 31 /SD_CS To SD card /CS
* 31 /TP_CS To Touch IC CS
*/
/************************************************************************************
* Included Files
************************************************************************************/
#include <nuttx/config.h>
#include <sys/types.h>
#include <stdint.h>
#include <stdbool.h>
#include <string.h>
#include <errno.h>
#include <debug.h>
#include <nuttx/arch.h>
#include <nuttx/spi/spi.h>
#include <nuttx/lcd/lcd.h>
#include <arch/board/board.h>
#include "up_arch.h"
#include "stm32.h"
#include "shenzhou-internal.h"
/************************************************************************************
* Pre-processor Definitions
************************************************************************************/
/* Configuration **********************************************************************/
/* CONFIG_STM32_ILI1505_DISABLE may be defined to disable the LCD_ILI1505
* CONFIG_STM32_ILI9300_DISABLE may be defined to disable the LCD_ILI9300
* CONFIG_STM32_ILI9320_DISABLE may be defined to disable the LCD_ILI9320
* CONFIG_STM32_ILI9321_DISABLE may be defined to disable the LCD_ILI9321
* CONFIG_STM32_ILI9325_DISABLE may be defined to disabled the LCD_ILI9325
* CONFIG_STM32_ILI9328_DISABLE may be defined to disabled the LCD_ILI9328
* CONFIG_STM32_ILI9331_DISABLE may be defined to disabled the LCD_ILI9331
* CONFIG_STM32_ILI9919_DISABLE may be defined to disabled the LCD_ILI9919
*/
#undef HAVE_LCD
#if !defined(CONFIG_STM32_ILI1505_DISABLE)
# define HAVE_LCD 1
#elif !defined(CONFIG_STM32_ILI9300_DISABLE)
# define HAVE_LCD 1
#elif !defined(CONFIG_STM32_ILI9320_DISABLE)
# define HAVE_LCD 1
#elif !defined(CONFIG_STM32_ILI9321_DISABLE)
# define HAVE_LCD 1
#elif !defined(CONFIG_STM32_ILI9325_DISABLE)
# define HAVE_LCD 1
#elif !defined(CONFIG_STM32_ILI9328_DISABLE)
# define HAVE_LCD 1
#elif !defined(CONFIG_STM32_ILI9331_DISABLE)
# define HAVE_LCD 1
#elif !defined(CONFIG_STM32_ILI9919_DISABLE)
# define HAVE_LCD 1
#endif
#ifdef HAVE_LCD
/* Check contrast selection */
#if !defined(CONFIG_LCD_MAXCONTRAST)
# define CONFIG_LCD_MAXCONTRAST 1
#endif
/* Check power setting */
#if !defined(CONFIG_LCD_MAXPOWER) || CONFIG_LCD_MAXPOWER < 1
# define CONFIG_LCD_MAXPOWER 1
#endif
#if CONFIG_LCD_MAXPOWER > 255
# error "CONFIG_LCD_MAXPOWER must be less than 256 to fit in uint8_t"
#endif
/* Check orientation */
#if defined(CONFIG_LCD_PORTRAIT)
# if defined(CONFIG_LCD_LANDSCAPE) || defined(CONFIG_LCD_RLANDSCAPE) || defined(CONFIG_LCD_RPORTRAIT)
# error "Cannot define both portrait and any other orientations"
# endif
#elif defined(CONFIG_LCD_RPORTRAIT)
# if defined(CONFIG_LCD_LANDSCAPE) || defined(CONFIG_LCD_RLANDSCAPE)
# error "Cannot define both rportrait and any other orientations"
# endif
#elif defined(CONFIG_LCD_LANDSCAPE)
# ifdef CONFIG_LCD_RLANDSCAPE
# error "Cannot define both landscape and any other orientations"
# endif
#elif !defined(CONFIG_LCD_RLANDSCAPE)
# define CONFIG_LCD_LANDSCAPE 1
#endif
#undef CONFIG_LCD_FASTCONFIG
#define CONFIG_LCD_FASTCONFIG 1
/* Define CONFIG_DEBUG_LCD to enable detailed LCD debug output. Verbose debug must
* also be enabled.
*/
#ifndef CONFIG_DEBUG
# undef CONFIG_DEBUG_VERBOSE
# undef CONFIG_DEBUG_GRAPHICS
# undef CONFIG_DEBUG_LCD
# undef CONFIG_LCD_REGDEBUG
#endif
#ifndef CONFIG_DEBUG_VERBOSE
# undef CONFIG_DEBUG_LCD
#endif
/* Display/Color Properties ***********************************************************/
/* Display Resolution */
#if defined(CONFIG_LCD_LANDSCAPE) || defined(CONFIG_LCD_RLANDSCAPE)
# define STM32_XRES 320
# define STM32_YRES 240
#else
# define STM32_XRES 240
# define STM32_YRES 320
#endif
/* Color depth and format */
#define STM32_BPP 16
#define STM32_COLORFMT FB_FMT_RGB16_565
/* Shenzhou LCD Hardware Definitions **************************************************/
/* LCD /CS is CE4, Bank 3 of NOR/SRAM Bank 1~4 */
#define STM32_LCDBASE ((uintptr_t)(0x60000000 | 0x08000000))
#define LCD ((struct lcd_regs_s *)STM32_LCDBASE)
#define LCD_REG_0 0x00
#define LCD_REG_1 0x01
#define LCD_REG_2 0x02
#define LCD_REG_3 0x03
#define LCD_REG_4 0x04
#define LCD_REG_5 0x05
#define LCD_REG_6 0x06
#define LCD_REG_7 0x07
#define LCD_REG_8 0x08
#define LCD_REG_9 0x09
#define LCD_REG_10 0x0a
#define LCD_REG_11 0x0b
#define LCD_REG_12 0x0c
#define LCD_REG_13 0x0d
#define LCD_REG_14 0x0e
#define LCD_REG_15 0x0f
#define LCD_REG_16 0x10
#define LCD_REG_17 0x11
#define LCD_REG_18 0x12
#define LCD_REG_19 0x13
#define LCD_REG_20 0x14
#define LCD_REG_21 0x15
#define LCD_REG_22 0x16
#define LCD_REG_23 0x17
#define LCD_REG_24 0x18
#define LCD_REG_25 0x19
#define LCD_REG_26 0x1a
#define LCD_REG_27 0x1b
#define LCD_REG_28 0x1c
#define LCD_REG_29 0x1d
#define LCD_REG_30 0x1e
#define LCD_REG_31 0x1f
#define LCD_REG_32 0x20
#define LCD_REG_33 0x21
#define LCD_REG_34 0x22
#define LCD_REG_36 0x24
#define LCD_REG_37 0x25
#define LCD_REG_38 0x26
#define LCD_REG_39 0x27
#define LCD_REG_40 0x28
#define LCD_REG_41 0x29
#define LCD_REG_42 0x2a
#define LCD_REG_43 0x2b
#define LCD_REG_45 0x2d
#define LCD_REG_48 0x30
#define LCD_REG_49 0x31
#define LCD_REG_50 0x32
#define LCD_REG_51 0x33
#define LCD_REG_52 0x34
#define LCD_REG_53 0x35
#define LCD_REG_54 0x36
#define LCD_REG_55 0x37
#define LCD_REG_56 0x38
#define LCD_REG_57 0x39
#define LCD_REG_58 0x3a
#define LCD_REG_59 0x3b
#define LCD_REG_60 0x3c
#define LCD_REG_61 0x3d
#define LCD_REG_62 0x3e
#define LCD_REG_63 0x3f
#define LCD_REG_64 0x40
#define LCD_REG_65 0x41
#define LCD_REG_66 0x42
#define LCD_REG_67 0x43
#define LCD_REG_68 0x44
#define LCD_REG_69 0x45
#define LCD_REG_70 0x46
#define LCD_REG_71 0x47
#define LCD_REG_72 0x48
#define LCD_REG_73 0x49
#define LCD_REG_74 0x4a
#define LCD_REG_75 0x4b
#define LCD_REG_76 0x4c
#define LCD_REG_77 0x4d
#define LCD_REG_78 0x4e
#define LCD_REG_79 0x4f
#define LCD_REG_80 0x50
#define LCD_REG_81 0x51
#define LCD_REG_82 0x52
#define LCD_REG_83 0x53
#define LCD_REG_96 0x60
#define LCD_REG_97 0x61
#define LCD_REG_106 0x6a
#define LCD_REG_118 0x76
#define LCD_REG_128 0x80
#define LCD_REG_129 0x81
#define LCD_REG_130 0x82
#define LCD_REG_131 0x83
#define LCD_REG_132 0x84
#define LCD_REG_133 0x85
#define LCD_REG_134 0x86
#define LCD_REG_135 0x87
#define LCD_REG_136 0x88
#define LCD_REG_137 0x89
#define LCD_REG_139 0x8b
#define LCD_REG_140 0x8c
#define LCD_REG_141 0x8d
#define LCD_REG_143 0x8f
#define LCD_REG_144 0x90
#define LCD_REG_145 0x91
#define LCD_REG_146 0x92
#define LCD_REG_147 0x93
#define LCD_REG_148 0x94
#define LCD_REG_149 0x95
#define LCD_REG_150 0x96
#define LCD_REG_151 0x97
#define LCD_REG_152 0x98
#define LCD_REG_153 0x99
#define LCD_REG_154 0x9a
#define LCD_REG_157 0x9d
#define LCD_REG_164 0xa4
#define LCD_REG_192 0xc0
#define LCD_REG_193 0xc1
#define LCD_REG_227 0xe3
#define LCD_REG_229 0xe5
#define LCD_REG_231 0xe7
#define LCD_REG_239 0xef
/* LCD IDs */
#define ILI1505_ID 0x1505
#define ILI9300_ID 0x9300
#define ILI9320_ID 0x9320
#define ILI9321_ID 0x9321
#define ILI9325_ID 0x9325
#define ILI9328_ID 0x9328
#define ILI9331_ID 0x9331
#define ILI9919_ID 0x9919
/* Debug ******************************************************************************/
#ifdef CONFIG_DEBUG_LCD
# define lcddbg dbg
# define lcdvdbg vdbg
#else
# define lcddbg(x...)
# define lcdvdbg(x...)
#endif
/************************************************************************************
* Private Type Definition
************************************************************************************/
/* LCD type */
enum lcd_type_e
{
LCD_TYPE_UNKNOWN = 0,
LCD_TYPE_ILI1505,
LCD_TYPE_ILI9300,
LCD_TYPE_ILI9320,
LCD_TYPE_ILI9321,
LCD_TYPE_ILI9325,
LCD_TYPE_ILI9328,
LCD_TYPE_ILI9331,
LCD_TYPE_ILI9919
};
/* This structure describes the LCD registers */
struct lcd_regs_s
{
volatile uint16_t address;
volatile uint16_t value;
};
/* This structure describes the state of this driver */
struct stm32_dev_s
{
/* Publically visible device structure */
struct lcd_dev_s dev;
/* Private LCD-specific information follows */
uint8_t type; /* LCD type. See enum lcd_type_e */
uint8_t power; /* Current power setting */
bool output; /* True: Configured for output */
};
/************************************************************************************
* Private Function Protototypes
************************************************************************************/
/* Low Level LCD access */
#ifdef CONFIG_LCD_REGDEBUG
static void stm32_lcdshow(FAR struct stm32_lower_s *priv, FAR const char *msg);
#else
# define stm32_lcdshow(p,m)
#endif
static void stm32_writereg(FAR struct stm32_dev_s *priv, uint8_t regaddr,
uint16_t regval);
static uint16_t stm32_readreg(FAR struct stm32_dev_s *priv, uint8_t regaddr);
static void stm32_gramselect(FAR struct stm32_dev_s *priv);
static void stm32_writegram(FAR struct stm32_dev_s *priv, uint16_t rgbval);
static inline uint16_t stm32_readgram(FAR struct stm32_dev_s *priv);
static void stm32_readnosetup(FAR struct stm32_dev_s *priv, FAR uint16_t *accum);
static uint16_t stm32_readnoshift(FAR struct stm32_dev_s *priv, FAR uint16_t *accum);
static void stm32_setcursor(FAR struct stm32_dev_s *priv, uint16_t col, uint16_t row);
/* LCD Data Transfer Methods */
static int stm32_putrun(fb_coord_t row, fb_coord_t col, FAR const uint8_t *buffer,
size_t npixels);
static int stm32_getrun(fb_coord_t row, fb_coord_t col, FAR uint8_t *buffer,
size_t npixels);
/* LCD Configuration */
static int stm32_getvideoinfo(FAR struct lcd_dev_s *dev,
FAR struct fb_videoinfo_s *vinfo);
static int stm32_getplaneinfo(FAR struct lcd_dev_s *dev, unsigned int planeno,
FAR struct lcd_planeinfo_s *pinfo);
/* LCD RGB Mapping */
#ifdef CONFIG_FB_CMAP
# error "RGB color mapping not supported by this driver"
#endif
/* Cursor Controls */
#ifdef CONFIG_FB_HWCURSOR
# error "Cursor control not supported by this driver"
#endif
/* LCD Specific Controls */
static int stm32_getpower(struct lcd_dev_s *dev);
static int stm32_setpower(struct lcd_dev_s *dev, int power);
static int stm32_getcontrast(struct lcd_dev_s *dev);
static int stm32_setcontrast(struct lcd_dev_s *dev, unsigned int contrast);
/* Initialization */
static void stm32_lcdinput(FAR struct stm32_dev_s *priv);
static void stm32_lcdoutput(FAR struct stm32_dev_s *priv);
#if !defined(CONFIG_STM32_ILI9300_DISABLE) || !defined(CONFIG_STM32_ILI9320_DISABLE) || !defined(CONFIG_STM32_ILI9321_DISABLE)
static void stm32_lcd9300init(FAR struct stm32_dev_s *priv, enum lcd_type_e lcdtype);
#endif
#if !defined(CONFIG_STM32_ILI9325_DISABLE) || !defined(CONFIG_STM32_ILI9328_DISABLE)
static void stm32_lcd9325init(FAR struct stm32_dev_s *priv, enum lcd_type_e lcdtype);
#endif
#ifndef CONFIG_STM32_ILI9919_DISABLE
static inline void stm32_lcd9919init(FAR struct stm32_dev_s *priv);
#endif
#ifndef CONFIG_STM32_ILI1505_DISABLE
static inline void stm32_lcd1505init(FAR struct stm32_dev_s *priv);
#endif
static inline int stm32_lcdinitialize(FAR struct stm32_dev_s *priv);
/************************************************************************************
* Private Data
************************************************************************************/
/* LCD GPIO configurations */
#ifndef CONFIG_LCD_FASTCONFIG
static const uint32_t g_lcdout[16] =
{
GPIO_LCD_D0OUT, GPIO_LCD_D1OUT, GPIO_LCD_D2OUT, GPIO_LCD_D3OUT,
GPIO_LCD_D4OUT, GPIO_LCD_D5OUT, GPIO_LCD_D6OUT, GPIO_LCD_D7OUT,
GPIO_LCD_D8OUT, GPIO_LCD_D9OUT, GPIO_LCD_D10OUT, GPIO_LCD_D11OUT,
GPIO_LCD_D12OUT, GPIO_LCD_D13OUT, GPIO_LCD_D14OUT, GPIO_LCD_D15OUT
};
static const uint32_t g_lcdin[16] =
{
GPIO_LCD_D0IN, GPIO_LCD_D1IN, GPIO_LCD_D2IN, GPIO_LCD_D3IN,
GPIO_LCD_D4IN, GPIO_LCD_D5IN, GPIO_LCD_D6IN, GPIO_LCD_D7IN,
GPIO_LCD_D8IN, GPIO_LCD_D9IN, GPIO_LCD_D10IN, GPIO_LCD_D11IN,
GPIO_LCD_D12IN, GPIO_LCD_D13IN, GPIO_LCD_D14IN, GPIO_LCD_D15IN
};
#endif
static const uint32_t g_lcdctrl[] =
{
GPIO_LCD_RS, GPIO_LCD_CS, GPIO_LCD_RD, GPIO_LCD_WR,
GPIO_LCD_LE,
};
#define NLCD_CONFIG (sizeof(g_lcdctrl)/sizeof(uint32_t))
/* This is working memory allocated by the LCD driver for each LCD device
* and for each color plane. This memory will hold one raster line of data.
* The size of the allocated run buffer must therefore be at least
* (bpp * xres / 8). Actual alignment of the buffer must conform to the
* bitwidth of the underlying pixel type.
*
* If there are multiple planes, they may share the same working buffer
* because different planes will not be operate on concurrently. However,
* if there are multiple LCD devices, they must each have unique run buffers.
*/
static uint16_t g_runbuffer[STM32_XRES];
/* This structure describes the overall LCD video controller */
static const struct fb_videoinfo_s g_videoinfo =
{
.fmt = STM32_COLORFMT, /* Color format: RGB16-565: RRRR RGGG GGGB BBBB */
.xres = STM32_XRES, /* Horizontal resolution in pixel columns */
.yres = STM32_YRES, /* Vertical resolution in pixel rows */
.nplanes = 1, /* Number of color planes supported */
};
/* This is the standard, NuttX Plane information object */
static const struct lcd_planeinfo_s g_planeinfo =
{
.putrun = stm32_putrun, /* Put a run into LCD memory */
.getrun = stm32_getrun, /* Get a run from LCD memory */
.buffer = (uint8_t*)g_runbuffer, /* Run scratch buffer */
.bpp = STM32_BPP, /* Bits-per-pixel */
};
/* This is the standard, NuttX LCD driver object */
static struct stm32_dev_s g_lcddev =
{
.dev =
{
/* LCD Configuration */
.getvideoinfo = stm32_getvideoinfo,
.getplaneinfo = stm32_getplaneinfo,
/* LCD RGB Mapping -- Not supported */
/* Cursor Controls -- Not supported */
/* LCD Specific Controls */
.getpower = stm32_getpower,
.setpower = stm32_setpower,
.getcontrast = stm32_getcontrast,
.setcontrast = stm32_setcontrast,
},
};
/************************************************************************************
* Private Functions
************************************************************************************/
/************************************************************************************
* Name: stm32_lcdshow
*
* Description:
* Show the state of the interface
*
************************************************************************************/
#ifdef CONFIG_LCD_REGDEBUG
static void stm32_lcdshow(FAR struct stm32_lower_s *priv, FAR const char *msg)
{
dbg("%s:\n", msg);
dbg(" CRTL RS: %d CS: %d RD: %d WR: %d LE: %d\n",
getreg32(LCD_RS_READ), getreg32(LCD_CS_READ), getreg32(LCD_RD_READ),
getreg32(LCD_WR_READ), getreg32(LCD_LE_READ));
dbg(" DATA CR: %08x %08x\n", getreg32(LCD_CRL), getreg32(LCD_CRH));
if (priv->output)
{
dbg(" OUTPUT: %08x\n", getreg32(LCD_ODR));
}
else
{
dbg(" INPUT: %08x\n", getreg32(LCD_IDR));
}
}
#endif
/************************************************************************************
* Name: stm32_writereg
*
* Description:
* Write to an LCD register
*
************************************************************************************/
static void stm32_writereg(FAR struct stm32_dev_s *priv, uint8_t regaddr, uint16_t regval)
{
/* Make sure that we are configured for output */
stm32_lcdoutput(priv);
/* Write the 8-bit register index */
putreg32(1, LCD_CS_CLEAR);
putreg32(1, LCD_RS_CLEAR);
putreg32(1, LCD_WR_CLEAR);
putreg32((uint32_t)regaddr, LCD_ODR);
putreg32(1, LCD_WR_SET);
/* Then write the 16-bit register value */
putreg32(1, LCD_RS_SET);
putreg32(1, LCD_WR_CLEAR);
putreg32((uint32_t)regval, LCD_ODR);
putreg32(1, LCD_WR_SET);
putreg32(1, LCD_CS_SET);
}
/************************************************************************************
* Name: stm32_readreg
*
* Description:
* Read from an LCD register
*
************************************************************************************/
static uint16_t stm32_readreg(FAR struct stm32_dev_s *priv, uint8_t regaddr)
{
uint16_t regval;
/* Make sure that we are configured for output */
stm32_lcdoutput(priv);
/* Write the 8-bit register index */
putreg32(1, LCD_CS_CLEAR);
putreg32(1, LCD_RS_CLEAR);
putreg32(1, LCD_WR_CLEAR);
putreg32((uint32_t)regaddr, LCD_ODR);
putreg32(1, LCD_WR_SET);
/* Make sure that we are configure for input */
stm32_lcdinput(priv);
/* Read the 16-bit register value */
putreg32(1, LCD_RS_SET);
putreg32(1, LCD_RD_CLEAR);
putreg32(1, LCD_RD_SET);
regval = (uint16_t)getreg32(LCD_IDR);
putreg32(1, LCD_CS_SET);
return regval;
}
/************************************************************************************
* Name: stm32_gramselect
*
* Description:
* Setup to read or write multiple pixels to the GRAM memory
*
************************************************************************************/
static void stm32_gramselect(FAR struct stm32_dev_s *priv)
{
/* Make sure that we are configured for output */
stm32_lcdoutput(priv);
/* Write the command */
putreg32(1, LCD_CS_CLEAR);
putreg32(1, LCD_RS_CLEAR);
putreg32(1, LCD_WR_CLEAR);
putreg32((uint32_t)LCD_REG_34, LCD_ODR);
putreg32(1, LCD_WR_SET);
putreg32(1, LCD_CS_SET);
}
/************************************************************************************
* Name: stm32_writegram
*
* Description:
* Write one pixel to the GRAM memory
*
************************************************************************************/
static inline void stm32_writegram(FAR struct stm32_dev_s *priv, uint16_t rgbval)
{
/* Make sure that we are configured for output */
stm32_lcdoutput(priv);
/* Write the value (GRAM register already selected) */
putreg32(1, LCD_CS_CLEAR);
putreg32(1, LCD_RS_SET);
putreg32(1, LCD_WR_CLEAR);
putreg32((uint32_t)rgbval, LCD_ODR);
putreg32(1, LCD_WR_SET);
putreg32(1, LCD_CS_SET);
}
/************************************************************************************
* Name: stm32_readgram
*
* Description:
* Read one 16-bit pixel to the GRAM memory
*
************************************************************************************/
static inline uint16_t stm32_readgram(FAR struct stm32_dev_s *priv)
{
uint16_t regval;
/* Make sure that we are configure for input */
stm32_lcdinput(priv);
/* Read the 16-bit value */
putreg32(1, LCD_CS_CLEAR);
putreg32(1, LCD_RS_SET);
putreg32(1, LCD_RD_CLEAR);
putreg32(1, LCD_RD_SET);
regval = (uint16_t)getreg32(LCD_IDR);
putreg32(1, LCD_CS_SET);
return regval;
}
/************************************************************************************
* Name: stm32_readnosetup
*
* Description:
* Prime the operation by reading one pixel from the GRAM memory if necessary for
* this LCD type. When reading 16-bit gram data, there may be some shifts in the
* returned data:
*
* - ILI932x: Discard first dummy read; no shift in the return data
*
************************************************************************************/
static void stm32_readnosetup(FAR struct stm32_dev_s *priv, FAR uint16_t *accum)
{
/* Read-ahead one pixel */
*accum = stm32_readgram(priv);
}
/************************************************************************************
* Name: stm32_readnoshift
*
* Description:
* Read one correctly aligned pixel from the GRAM memory. Possibly shifting the
* data and possibly swapping red and green components.
*
* - ILI932x: Unknown -- assuming colors are in the color order
*
************************************************************************************/
static uint16_t stm32_readnoshift(FAR struct stm32_dev_s *priv, FAR uint16_t *accum)
{
/* Read the value (GRAM register already selected) */
return stm32_readgram(priv);
}
/************************************************************************************
* Name: stm32_setcursor
*
* Description:
* Set the cursor position. In landscape mode, the "column" is actually the physical
* Y position and the "row" is the physical X position.
*
************************************************************************************/
static void stm32_setcursor(FAR struct stm32_dev_s *priv, uint16_t col, uint16_t row)
{
if (priv->type == LCD_TYPE_ILI9919)
{
stm32_writereg(priv, LCD_REG_78, col); /* GRAM horizontal address */
stm32_writereg(priv, LCD_REG_79, row); /* GRAM vertical address */
}
else
{
stm32_writereg(priv, LCD_REG_32, row); /* GRAM vertical address */
stm32_writereg(priv, LCD_REG_33, col); /* GRAM horizontal address */
}
}
/************************************************************************************
* Name: stm32_dumprun
*
* Description:
* Dump the contexts of the run buffer:
*
* run - The buffer in containing the run read to be dumped
* npixels - The number of pixels to dump
*
************************************************************************************/
#if 0 /* Sometimes useful */
static void stm32_dumprun(FAR const char *msg, FAR uint16_t *run, size_t npixels)
{
int i, j;
syslog(LOG_DEBUG, "\n%s:\n", msg);
for (i = 0; i < npixels; i += 16)
{
up_putc(' ');
syslog(LOG_DEBUG, " ");
for (j = 0; j < 16; j++)
{
syslog(LOG_DEBUG, " %04x", *run++);
}
up_putc('\n');
}
}
#endif
/************************************************************************************
* Name: stm32_putrun
*
* Description:
* This method can be used to write a partial raster line to the LCD:
*
* row - Starting row to write to (range: 0 <= row < yres)
* col - Starting column to write to (range: 0 <= col <= xres-npixels)
* buffer - The buffer containing the run to be written to the LCD
* npixels - The number of pixels to write to the LCD
* (range: 0 < npixels <= xres-col)
*
************************************************************************************/
static int stm32_putrun(fb_coord_t row, fb_coord_t col, FAR const uint8_t *buffer,
size_t npixels)
{
FAR struct stm32_dev_s *priv = &g_lcddev;
FAR const uint16_t *src = (FAR const uint16_t*)buffer;
int i;
/* Buffer must be provided and aligned to a 16-bit address boundary */
lcdvdbg("row: %d col: %d npixels: %d\n", row, col, npixels);
DEBUGASSERT(buffer && ((uintptr_t)buffer & 1) == 0);
/* Write the run to GRAM */
#ifdef CONFIG_LCD_LANDSCAPE
/* Convert coordinates */
/* Write the GRAM data, manually incrementing X */
for (i = 0; i < npixels; i++)
{
/* Write the next pixel to this position */
stm32_setcursor(priv, col, row);
stm32_gramselect(priv);
stm32_writegram(priv, *src++);
/* Increment to next column */
col++;
}
#elif defined(CONFIG_LCD_RLANDSCAPE)
/* Convert coordinates */
col = (STM32_XRES-1) - col;
row = (STM32_YRES-1) - row;
/* Set the cursor position */
stm32_setcursor(priv, col, row);
/* Then write the GRAM data, auto-decrementing X */
stm32_gramselect(priv);
for (i = 0; i < npixels; i++)
{
/* Write the next pixel to this position (auto-decrements to the next column) */
stm32_writegram(priv, *src++);
}
#elif defined(CONFIG_LCD_PORTRAIT)
/* Convert coordinates */
col = (STM32_XRES-1) - col;
/* Then write the GRAM data, manually incrementing Y (which is col) */
for (i = 0; i < npixels; i++)
{
/* Write the next pixel to this position */
stm32_setcursor(priv, row, col);
stm32_gramselect(priv);
stm32_writegram(priv, *src++);
/* Increment to next column */
col--;
}
#else /* CONFIG_LCD_RPORTRAIT */
/* Convert coordinates */
row = (STM32_YRES-1) - row;
/* Then write the GRAM data, manually incrementing Y (which is col) */
for (i = 0; i < npixels; i++)
{
/* Write the next pixel to this position */
stm32_setcursor(priv, row, col);
stm32_gramselect(priv);
stm32_writegram(priv, *src++);
/* Decrement to next column */
col++;
}
#endif
return OK;
}
/************************************************************************************
* Name: stm32_getrun
*
* Description:
* This method can be used to read a partial raster line from the LCD:
*
* row - Starting row to read from (range: 0 <= row < yres)
* col - Starting column to read read (range: 0 <= col <= xres-npixels)
* buffer - The buffer in which to return the run read from the LCD
* npixels - The number of pixels to read from the LCD
* (range: 0 < npixels <= xres-col)
*
************************************************************************************/
static int stm32_getrun(fb_coord_t row, fb_coord_t col, FAR uint8_t *buffer,
size_t npixels)
{
FAR struct stm32_dev_s *priv = &g_lcddev;
FAR uint16_t *dest = (FAR uint16_t*)buffer;
void (*readsetup)(FAR struct stm32_dev_s *priv, FAR uint16_t *accum);
uint16_t (*readgram)(FAR struct stm32_dev_s *priv, FAR uint16_t *accum);
uint16_t accum;
int i;
/* Buffer must be provided and aligned to a 16-bit address boundary */
lcdvdbg("row: %d col: %d npixels: %d\n", row, col, npixels);
DEBUGASSERT(buffer && ((uintptr_t)buffer & 1) == 0);
/* Configure according to the LCD type. Kind of silly with only one LCD type */
switch (priv->type)
{
case LCD_TYPE_ILI1505:
case LCD_TYPE_ILI9300:
case LCD_TYPE_ILI9320:
case LCD_TYPE_ILI9321:
case LCD_TYPE_ILI9325:
case LCD_TYPE_ILI9328:
case LCD_TYPE_ILI9331:
case LCD_TYPE_ILI9919:
readsetup = stm32_readnosetup;
readgram = stm32_readnoshift;
break;
case LCD_TYPE_UNKNOWN:
default: /* Shouldn't happen */
return -ENOSYS;
}
/* Read the run from GRAM */
#ifdef CONFIG_LCD_LANDSCAPE
/* Convert coordinates */
for (i = 0; i < npixels; i++)
{
/* Read the next pixel from this position */
stm32_setcursor(priv, row, col);
stm32_gramselect(priv);
stm32_lcdinput(priv);
readsetup(priv, &accum);
*dest++ = readgram(priv, &accum);
/* Increment to next column */
col++;
}
#elif defined(CONFIG_LCD_RLANDSCAPE)
/* Convert coordinates */
col = (STM32_XRES-1) - col;
row = (STM32_YRES-1) - row;
/* Set the cursor position */
stm32_setcursor(priv, col, row);
/* Then read the GRAM data, auto-decrementing Y */
stm32_gramselect(priv);
stm32_lcdinput(priv);
/* Prime the pump for unaligned read data */
readsetup(priv, &accum);
for (i = 0; i < npixels; i++)
{
/* Read the next pixel from this position (autoincrements to the next row) */
*dest++ = readgram(priv, &accum);
}
#elif defined(CONFIG_LCD_PORTRAIT)
/* Convert coordinates */
col = (STM32_XRES-1) - col;
/* Then read the GRAM data, manually incrementing Y (which is col) */
for (i = 0; i < npixels; i++)
{
/* Read the next pixel from this position */
stm32_setcursor(priv, row, col);
stm32_gramselect(priv);
stm32_lcdinput(priv);
readsetup(priv, &accum);
*dest++ = readgram(priv, &accum);
/* Increment to next column */
col--;
}
#else /* CONFIG_LCD_RPORTRAIT */
/* Convert coordinates */
row = (STM32_YRES-1) - row;
/* Then write the GRAM data, manually incrementing Y (which is col) */
for (i = 0; i < npixels; i++)
{
/* Write the next pixel to this position */
stm32_setcursor(priv, row, col);
stm32_gramselect(priv);
stm32_lcdinput(priv);
readsetup(priv, &accum);
*dest++ = readgram(priv, &accum);
/* Decrement to next column */
col++;
}
#endif
return OK;
}
/************************************************************************************
* Name: stm32_getvideoinfo
*
* Description:
* Get information about the LCD video controller configuration.
*
************************************************************************************/
static int stm32_getvideoinfo(FAR struct lcd_dev_s *dev,
FAR struct fb_videoinfo_s *vinfo)
{
DEBUGASSERT(dev && vinfo);
lcdvdbg("fmt: %d xres: %d yres: %d nplanes: %d\n",
g_videoinfo.fmt, g_videoinfo.xres, g_videoinfo.yres, g_videoinfo.nplanes);
memcpy(vinfo, &g_videoinfo, sizeof(struct fb_videoinfo_s));
return OK;
}
/************************************************************************************
* Name: stm32_getplaneinfo
*
* Description:
* Get information about the configuration of each LCD color plane.
*
************************************************************************************/
static int stm32_getplaneinfo(FAR struct lcd_dev_s *dev, unsigned int planeno,
FAR struct lcd_planeinfo_s *pinfo)
{
DEBUGASSERT(dev && pinfo && planeno == 0);
lcdvdbg("planeno: %d bpp: %d\n", planeno, g_planeinfo.bpp);
memcpy(pinfo, &g_planeinfo, sizeof(struct lcd_planeinfo_s));
return OK;
}
/************************************************************************************
* Name: stm32_getpower
*
* Description:
* Get the LCD panel power status (0: full off - CONFIG_LCD_MAXPOWER: full on). On
* backlit LCDs, this setting may correspond to the backlight setting.
*
************************************************************************************/
static int stm32_getpower(struct lcd_dev_s *dev)
{
FAR struct stm32_dev_s *priv = (FAR struct stm32_dev_s *)dev;
lcdvdbg("power: %d\n", 0);
return priv->power;
}
/************************************************************************************
* Name: stm32_poweroff
*
* Description:
* Enable/disable LCD panel power (0: full off - CONFIG_LCD_MAXPOWER: full on). On
* backlit LCDs, this setting may correspond to the backlight setting.
*
************************************************************************************/
static int stm32_poweroff(FAR struct stm32_dev_s *priv)
{
/* Turn the display off */
stm32_writereg(priv, LCD_REG_7, 0);
/* Remember the power off state */
priv->power = 0;
return OK;
}
/************************************************************************************
* Name: stm32_setpower
*
* Description:
* Enable/disable LCD panel power (0: full off - CONFIG_LCD_MAXPOWER: full on). On
* backlit LCDs, this setting may correspond to the backlight setting.
*
************************************************************************************/
static int stm32_setpower(struct lcd_dev_s *dev, int power)
{
FAR struct stm32_dev_s *priv = (FAR struct stm32_dev_s *)dev;
lcdvdbg("power: %d\n", power);
DEBUGASSERT((unsigned)power <= CONFIG_LCD_MAXPOWER);
/* Set new power level */
if (power > 0)
{
/* Then turn the display on */
#ifndef CONFIG_STM32_ILI9300_DISABLE
if (priv->type == LCD_TYPE_ILI9300)
{
stm32_writereg(priv, LCD_REG_7, 0x0173);
}
else
#endif
#ifndef CONFIG_STM32_ILI9320_DISABLE
if (priv->type == LCD_TYPE_ILI9320)
{
stm32_writereg(priv, LCD_REG_7, 0x0173);
}
else
#endif
#ifndef CONFIG_STM32_ILI9321_DISABLE
if (priv->type == LCD_TYPE_ILI9321)
{
stm32_writereg(priv, LCD_REG_7, 0x0173);
}
else
#endif
#ifndef CONFIG_STM32_ILI9325_DISABLE
if (priv->type == LCD_TYPE_ILI9325)
{
stm32_writereg(priv, LCD_REG_7, 0x0133);
}
else
#endif
#ifndef CONFIG_STM32_ILI9328_DISABLE
if (priv->type == LCD_TYPE_ILI9328)
{
stm32_writereg(priv, LCD_REG_7, 0x0133);
}
else
#endif
#ifndef CONFIG_STM32_ILI9331_DISABLE
if (priv->type == LCD_TYPE_ILI9331)
{
stm32_writereg(priv, LCD_REG_7, 0x0021);
up_mdelay(50);
stm32_writereg(priv, LCD_REG_7, 0x0061);
up_mdelay(50);
stm32_writereg(priv, LCD_REG_7, 0x0133); /* 262K color and display ON */
}
else
#endif
#ifndef CONFIG_STM32_ILI9919_DISABLE
if (priv->type == LCD_TYPE_ILI9919)
{
stm32_writereg(priv, LCD_REG_7, 0x0033);
}
else
#endif
#ifndef CONFIG_STM32_ILI1505_DISABLE
if (priv->type == LCD_TYPE_ILI1505)
{
stm32_writereg(priv, LCD_REG_7, 0x0021);
up_mdelay(20);
stm32_writereg(priv, LCD_REG_7, 0x0061);
up_mdelay(20);
stm32_writereg(priv, LCD_REG_7, 0x0173);
}
else
#endif
{
gdbg("Unsupported LCD: %d\n", priv->type);
}
up_mdelay(50);
priv->power = power;
}
else
{
/* Turn the display off */
stm32_poweroff(priv);
}
return OK;
}
/************************************************************************************
* Name: stm32_getcontrast
*
* Description:
* Get the current contrast setting (0-CONFIG_LCD_MAXCONTRAST).
*
************************************************************************************/
static int stm32_getcontrast(struct lcd_dev_s *dev)
{
lcdvdbg("Not implemented\n");
return -ENOSYS;
}
/************************************************************************************
* Name: stm32_setcontrast
*
* Description:
* Set LCD panel contrast (0-CONFIG_LCD_MAXCONTRAST).
*
************************************************************************************/
static int stm32_setcontrast(struct lcd_dev_s *dev, unsigned int contrast)
{
lcdvdbg("contrast: %d\n", contrast);
return -ENOSYS;
}
/************************************************************************************
* Name: stm32_lcdinput
*
* Description:
* Config data lines for input operations.
*
************************************************************************************/
static void stm32_lcdinput(FAR struct stm32_dev_s *priv)
{
#ifndef CONFIG_LCD_FASTCONFIG
int i;
#endif
/* Check if we are already configured for input */
if (priv->output)
{
/* Configure GPIO data lines as inputs */
#ifdef CONFIG_LCD_FASTCONFIG
putreg32(LCD_INPUT, LCD_CRL);
putreg32(LCD_INPUT, LCD_CRH);
#else
for (i = 0; i < 16; i++)
{
stm32_configgpio(g_lcdin[i]);
}
#endif
/* No longer configured for output */
priv->output = false;
}
}
/************************************************************************************
* Name: stm32_lcdoutput
*
* Description:
* Config data lines for input operations.
*
************************************************************************************/
static void stm32_lcdoutput(FAR struct stm32_dev_s *priv)
{
#ifndef CONFIG_LCD_FASTCONFIG
int i;
#endif
/* Check if we are already configured for output */
if (!priv->output)
{
/* Configure GPIO data lines as outputs */
#ifdef CONFIG_LCD_FASTCONFIG
putreg32(LCD_OUTPUT, LCD_CRL);
putreg32(LCD_OUTPUT, LCD_CRH);
#else
for (i = 0; i < 16; i++)
{
stm32_configgpio(g_lcdout[i]);
}
#endif
/* Now we are configured for output */
priv->output = true;
}
}
/************************************************************************************
* Name: stm32_lcd9300init
*
* Description:
* Initialize the ILI9300/9220/9321 LCD.
*
************************************************************************************/
#if !defined(CONFIG_STM32_ILI9300_DISABLE) || !defined(CONFIG_STM32_ILI9320_DISABLE) || !defined(CONFIG_STM32_ILI9321_DISABLE)
static void stm32_lcd9300init(FAR struct stm32_dev_s *priv, enum lcd_type_e lcdtype)
{
stm32_writereg(priv, LCD_REG_0, 0x0001); /* Start internal OSC */
stm32_writereg(priv, LCD_REG_1, 0x0100); /* Driver Output Control */
stm32_writereg(priv, LCD_REG_2, 0x0700); /* LCD Driver Waveform Control */
stm32_writereg(priv, LCD_REG_3, 0x1018); /* Set GRAM write direction and BGR=1 (0x1030)*/
stm32_writereg(priv, LCD_REG_4, 0x0000); /* Scalling Control */
stm32_writereg(priv, LCD_REG_8, 0x0202); /* Set the back porch and front porch (0x0207) */
stm32_writereg(priv, LCD_REG_9, 0x0000); /* Set non-display area refresh cycle ISC[3:0] */
stm32_writereg(priv, LCD_REG_10, 0x0000); /* Frame Cycle Control */
stm32_writereg(priv, LCD_REG_12, (1<<0)); /* RGB interface setting (0x0000) */
stm32_writereg(priv, LCD_REG_13, 0x0000); /* Frame Maker Position */
stm32_writereg(priv, LCD_REG_15, 0x0000); /* RGB interface polarity */
up_mdelay(50);
stm32_writereg(priv, LCD_REG_7, 0x0101); /* Display Control */
up_mdelay(50);
/* Power On sequence */
stm32_writereg(priv, LCD_REG_16, (1<<12)|(0<<8)|(1<<7)|(1<<6)|(0<<4)); /* Power Control 1 (0x16b0) */
stm32_writereg(priv, LCD_REG_17, 0x0007); /* Power Control 2 (0x0001) */
stm32_writereg(priv, LCD_REG_18, (1<<8)|(1<<4)|(0<<0)); /* Power Control 3 (0x0138) */
stm32_writereg(priv, LCD_REG_19, 0x0b00); /* VDV[4:0] for VCOM amplitude */
stm32_writereg(priv, LCD_REG_41, 0x0000); /* VCM[4:0] for VCOMH */
stm32_writereg(priv, LCD_REG_43, (1<<14)|(1<<4));
stm32_writereg(priv, LCD_REG_80, 0); /* Set X Start */
stm32_writereg(priv, LCD_REG_81, 239); /* Set X End */
stm32_writereg(priv, LCD_REG_82, 0); /* Set Y Start */
stm32_writereg(priv, LCD_REG_83, 319); /* Set Y End */
stm32_writereg(priv, LCD_REG_96, 0x2700); /* Driver Output Control */
stm32_writereg(priv, LCD_REG_97, 0x0001); /* Driver Output Control */
stm32_writereg(priv, LCD_REG_106, 0x0000); /* Vertical Srcoll Control */
stm32_writereg(priv, LCD_REG_128, 0x0000); /* Display Position? Partial Display 1 */
stm32_writereg(priv, LCD_REG_129, 0x0000); /* RAM Address Start? Partial Display 1 */
stm32_writereg(priv, LCD_REG_130, 0x0000); /* RAM Address End-Partial Display 1 */
stm32_writereg(priv, LCD_REG_131, 0x0000); /* Display Position? Partial Display 2 */
stm32_writereg(priv, LCD_REG_132, 0x0000); /* RAM Address Start? Partial Display 2 */
stm32_writereg(priv, LCD_REG_133, 0x0000); /* RAM Address End? Partial Display 2 */
stm32_writereg(priv, LCD_REG_144, (0<<7)|(16<<0)); /* Frame Cycle Control (0x0013) */
stm32_writereg(priv, LCD_REG_146, 0x0000); /* Panel Interface Control 2 */
stm32_writereg(priv, LCD_REG_147, 0x0001); /* Panel Interface Control 3 */
stm32_writereg(priv, LCD_REG_149, 0x0110); /* Frame Cycle Control */
stm32_writereg(priv, LCD_REG_151, (0<<8));
stm32_writereg(priv, LCD_REG_152, 0x0000); /* Frame Cycle Control */
up_mdelay(50);
stm32_writereg(priv, LCD_REG_7, 0x0000); /* Display off */
}
#endif
/************************************************************************************
* Name: stm32_lcd9331init
*
* Description:
* Initialize the ILI9331 LCD.
*
************************************************************************************/
#ifndef CONFIG_STM32_ILI9331_DISABLE
static void stm32_lcd9331init(FAR struct stm32_dev_s *priv)
{
stm32_writereg(priv, LCD_REG_231, 0x1014);
stm32_writereg(priv, LCD_REG_1, 0x0100); /* Set SS and SM bit */
stm32_writereg(priv, LCD_REG_2, 0x0200); /* Set 1 line inversion */
stm32_writereg(priv, LCD_REG_3, 0x1030); /* Set GRAM write direction and BGR=1 */
stm32_writereg(priv, LCD_REG_8, 0x0202); /* Set the back porch and front porch */
stm32_writereg(priv, LCD_REG_9, 0x0000); /* Set non-display area refresh cycle ISC[3:0] */
stm32_writereg(priv, LCD_REG_10, 0x0000); /* FMARK function */
stm32_writereg(priv, LCD_REG_12, 0x0000); /* RGB interface setting */
stm32_writereg(priv, LCD_REG_13, 0x0000); /* Frame marker Position */
stm32_writereg(priv, LCD_REG_15, 0x0000); /* RGB interface polarity */
/* Power On sequence */
stm32_writereg(priv, LCD_REG_16, 0x0000); /* SAP, BT[3:0], AP, DSTB, SLP, STB */
stm32_writereg(priv, LCD_REG_17, 0x0007); /* DC1[2:0], DC0[2:0], VC[2:0] */
stm32_writereg(priv, LCD_REG_18, 0x0000); /* VREG1OUT voltage */
stm32_writereg(priv, LCD_REG_19, 0x0000); /* VDV[4:0] for VCOM amplitude */
up_mdelay(200); /* Dis-charge capacitor power voltage */
stm32_writereg(priv, LCD_REG_16, 0x1690); /* SAP, BT[3:0], AP, DSTB, SLP, STB */
stm32_writereg(priv, LCD_REG_17, 0x0227); /* DC1[2:0], DC0[2:0], VC[2:0] */
up_mdelay(50);
stm32_writereg(priv, LCD_REG_18, 0x000c); /* Internal reference voltage= Vci; */
up_mdelay(50);
stm32_writereg(priv, LCD_REG_19, 0x0800); /* Set VDV[4:0] for VCOM amplitude */
stm32_writereg(priv, LCD_REG_41, 0x0011); /* Set VCM[5:0] for VCOMH */
stm32_writereg(priv, LCD_REG_43, 0x000b); /* Set Frame Rate */
up_mdelay(50);
stm32_writereg(priv, LCD_REG_32, 0x0000); /* GRAM horizontal Address */
stm32_writereg(priv, LCD_REG_33, 0x0000); /* GRAM Vertical Address */
/* Adjust the Gamma Curve */
stm32_writereg(priv, LCD_REG_48, 0x0000);
stm32_writereg(priv, LCD_REG_49, 0x0106);
stm32_writereg(priv, LCD_REG_50, 0x0000);
stm32_writereg(priv, LCD_REG_53, 0x0204);
stm32_writereg(priv, LCD_REG_54, 0x160a);
stm32_writereg(priv, LCD_REG_55, 0x0707);
stm32_writereg(priv, LCD_REG_56, 0x0106);
stm32_writereg(priv, LCD_REG_57, 0x0707);
stm32_writereg(priv, LCD_REG_60, 0x0402);
stm32_writereg(priv, LCD_REG_61, 0x0c0f);
/* Set GRAM area */
stm32_writereg(priv, LCD_REG_80, 0x0000); /* Horizontal GRAM Start Address */
stm32_writereg(priv, LCD_REG_81, 0x00ef); /* Horizontal GRAM End Address */
stm32_writereg(priv, LCD_REG_82, 0x0000); /* Vertical GRAM Start Address */
stm32_writereg(priv, LCD_REG_83, 0x013f); /* Vertical GRAM Start Address */
stm32_writereg(priv, LCD_REG_96, 0x2700); /* Gate Scan Line */
stm32_writereg(priv, LCD_REG_97, 0x0001); /* NDL,VLE, REV */
stm32_writereg(priv, LCD_REG_106, 0x0000); /* set scrolling line */
/* Partial Display Control */
stm32_writereg(priv, LCD_REG_128, 0x0000);
stm32_writereg(priv, LCD_REG_129, 0x0000);
stm32_writereg(priv, LCD_REG_130, 0x0000);
stm32_writereg(priv, LCD_REG_131, 0x0000);
stm32_writereg(priv, LCD_REG_132, 0x0000);
stm32_writereg(priv, LCD_REG_133, 0x0000);
/* Panel Control */
stm32_writereg(priv, LCD_REG_144, 0x0010);
stm32_writereg(priv, LCD_REG_146, 0x0600);
stm32_writereg(priv, LCD_REG_7, 0x0000); /* Display off */
}
#endif
/************************************************************************************
* Name: stm32_lcd9325init
*
* Description:
* Initialize the ILI9325/9228 LCD.
*
************************************************************************************/
#if !defined(CONFIG_STM32_ILI9325_DISABLE) || !defined(CONFIG_STM32_ILI9328_DISABLE)
static void stm32_lcd9325init(FAR struct stm32_dev_s *priv, enum lcd_type_e lcdtype)
{
stm32_writereg(priv, LCD_REG_227, 0x3008);
stm32_writereg(priv, LCD_REG_231, 0x0012);
stm32_writereg(priv, LCD_REG_239, 0x1231); /* Set the internal vcore voltage */
/*stm32_writereg(priv, LCD_REG_231, 0x0010); */
stm32_writereg(priv, LCD_REG_0, 0x0001); /* Start internal osc */
stm32_writereg(priv, LCD_REG_1, 0x0100); /* Set SS and SM bit */
stm32_writereg(priv, LCD_REG_2, 0x0700); /* Power on sequence */
stm32_writereg(priv, LCD_REG_3, (1<<12)|(1<<5)|(1<<4) ); /* 65K */
stm32_writereg(priv, LCD_REG_4, 0x0000); /* Resize register */
stm32_writereg(priv, LCD_REG_8, 0x0207); /* Set the back porch and front porch */
stm32_writereg(priv, LCD_REG_9, 0x0000); /* Set non-display area refresh cycle ISC[3:0] */
stm32_writereg(priv, LCD_REG_10, 0x0000); /* FMARK function */
stm32_writereg(priv, LCD_REG_12, 0x0001); /* RGB interface setting */
stm32_writereg(priv, LCD_REG_13, 0x0000); /* Frame marker Position (0x0f3c) */
stm32_writereg(priv, LCD_REG_15, 0x0000); /* RGB interface polarity */
/* Power On sequence */
stm32_writereg(priv, LCD_REG_16, 0x0000); /* SAP, BT[3:0], AP, DSTB, SLP, STB */
stm32_writereg(priv, LCD_REG_17, 0x0007); /* DC1[2:0], DC0[2:0], VC[2:0] */
stm32_writereg(priv, LCD_REG_18, 0x0000); /* VREG1OUT voltage */
stm32_writereg(priv, LCD_REG_19, 0x0000); /* VDV[4:0] for VCOM amplitude */
up_mdelay(100);
stm32_writereg(priv, LCD_REG_16, 0x1590); /* SAP, BT[3:0], AP, DSTB, SLP, STB */
stm32_writereg(priv, LCD_REG_17, 0x0227); /* DC1[2:0], DC0[2:0], VC[2:0] */
up_mdelay(100);
stm32_writereg(priv, LCD_REG_18, 0x009c); /* VREG1OUT voltage */
up_mdelay(100);
stm32_writereg(priv, LCD_REG_19, 0x1900); /* VDV[4:0] for VCOM amplitude */
stm32_writereg(priv, LCD_REG_41, 0x0023); /* VCM[4:0] for VCOMH */
stm32_writereg(priv, LCD_REG_43, 0x000e);
up_mdelay(100);
stm32_writereg(priv, LCD_REG_32, 0x0000); /* GRAM horizontal Address */
stm32_writereg(priv, LCD_REG_33, 0x0000); /* GRAM Vertical Address */
up_mdelay(100);
/* Adjust the Gamma Curve */
stm32_writereg(priv, LCD_REG_48, 0x0007);
stm32_writereg(priv, LCD_REG_49, 0x0707);
stm32_writereg(priv, LCD_REG_50, 0x0006);
stm32_writereg(priv, LCD_REG_53, 0x0704);
stm32_writereg(priv, LCD_REG_54, 0x1f04);
stm32_writereg(priv, LCD_REG_55, 0x0004);
stm32_writereg(priv, LCD_REG_56, 0x0000);
stm32_writereg(priv, LCD_REG_57, 0x0706);
stm32_writereg(priv, LCD_REG_60, 0x0701);
stm32_writereg(priv, LCD_REG_61, 0x000f);
up_mdelay(100);
/* Set GRAM area */
stm32_writereg(priv, LCD_REG_80, 0x0000); /* Horizontal GRAM Start Address */
stm32_writereg(priv, LCD_REG_81, 0x00ef); /* Horizontal GRAM End Address */
stm32_writereg(priv, LCD_REG_82, 0x0000); /* Vertical GRAM Start Address */
stm32_writereg(priv, LCD_REG_83, 0x013f); /* Vertical GRAM End Address */
stm32_writereg(priv, LCD_REG_96, 0xa700); /* Gate Scan Line */
stm32_writereg(priv, LCD_REG_97, 0x0001); /* NDL, VLE, REV */
stm32_writereg(priv, LCD_REG_106, 0x0000); /* Set scrolling line */
/* Partial Display Control */
stm32_writereg(priv, LCD_REG_128, 0x0000);
stm32_writereg(priv, LCD_REG_129, 0x0000);
stm32_writereg(priv, LCD_REG_130, 0x0000);
stm32_writereg(priv, LCD_REG_131, 0x0000);
stm32_writereg(priv, LCD_REG_132, 0x0000);
stm32_writereg(priv, LCD_REG_133, 0x0000);
/* Panel Control */
stm32_writereg(priv, LCD_REG_144, 0x0010);
stm32_writereg(priv, LCD_REG_146, 0x0600);
if (lcdtype == LCD_TYPE_ILI9328)
{
stm32_writereg(priv, LCD_REG_147, 0x0003);
stm32_writereg(priv, LCD_REG_149, 0x0110);
stm32_writereg(priv, LCD_REG_151, 0x0000);
stm32_writereg(priv, LCD_REG_152, 0x0000);
}
stm32_writereg(priv, LCD_REG_7, 0x0000); /* Display off */
stm32_writereg(priv, LCD_REG_32, 0x0000); /* GRAM horizontal Address */
stm32_writereg(priv, LCD_REG_33, 0x0000); /* GRAM Vertical Address */
}
#endif
/************************************************************************************
* Name: stm32_lcd9919init
*
* Description:
* Initialize the ILI9919 LCD.
*
************************************************************************************/
#ifndef CONFIG_STM32_ILI9919_DISABLE
static inline void stm32_lcd9919init(FAR struct stm32_dev_s *priv)
{
/* Power on reset, display off */
stm32_writereg(priv, LCD_REG_40, 0x0006);
stm32_writereg(priv, LCD_REG_0, 0x0001); /* Start internal OSC */
stm32_writereg(priv, LCD_REG_16, 0x0000); /* SAP, BT[3:0], AP, DSTB, SLP, STB */
stm32_writereg(priv, LCD_REG_1, 0x72ef);
stm32_writereg(priv, LCD_REG_2, 0x0600); /* Set 1 line inversion */
stm32_writereg(priv, LCD_REG_3, 0x6a38);
stm32_writereg(priv, LCD_REG_17, 0x6874); /* DC1[2:0], DC0[2:0], VC[2:0] (0x0070) */
/* RAM write data mask */
stm32_writereg(priv, LCD_REG_15, 0x0000); /* RGB interface polarity */
stm32_writereg(priv, LCD_REG_11, 0x5308);
stm32_writereg(priv, LCD_REG_12, 0x0003); /* RGB interface setting */
stm32_writereg(priv, LCD_REG_13, 0x000a); /* Frame marker Position */
stm32_writereg(priv, LCD_REG_14, 0x2e00); /* 0x0030 */
stm32_writereg(priv, LCD_REG_30, 0x00be);
stm32_writereg(priv, LCD_REG_37, 0x8000);
stm32_writereg(priv, LCD_REG_38, 0x7800);
stm32_writereg(priv, LCD_REG_39, 0x0078);
stm32_writereg(priv, LCD_REG_78, 0x0000);
stm32_writereg(priv, LCD_REG_79, 0x0000);
stm32_writereg(priv, LCD_REG_18, 0x08d9); /* VREG1OUT voltage */
/* Adjust the Gamma Curve */
stm32_writereg(priv, LCD_REG_48, 0x0000); /* 0x0007 */
stm32_writereg(priv, LCD_REG_49, 0x0104); /* 0x0203 */
stm32_writereg(priv, LCD_REG_50, 0x0100); /* 0x0001 */
stm32_writereg(priv, LCD_REG_51, 0x0305); /* 0x0007 */
stm32_writereg(priv, LCD_REG_52, 0x0505); /* 0x0007 */
stm32_writereg(priv, LCD_REG_53, 0x0305); /* 0x0407 */
stm32_writereg(priv, LCD_REG_54, 0x0707); /* 0x0407 */
stm32_writereg(priv, LCD_REG_55, 0x0300); /* 0x0607 */
stm32_writereg(priv, LCD_REG_58, 0x1200); /* 0x0106 */
stm32_writereg(priv, LCD_REG_59, 0x0800);
stm32_writereg(priv, LCD_REG_7, 0x0000); /* Display off */
}
#endif
/************************************************************************************
* Name: stm32_lcd1505init
*
* Description:
* Initialize the ILI1505 LCD.
*
************************************************************************************/
#ifndef CONFIG_STM32_ILI1505_DISABLE
static inline void stm32_lcd1505init(FAR struct stm32_dev_s *priv)
{
stm32_writereg(priv, LCD_REG_7, 0x0000);
up_mdelay(5);
stm32_writereg(priv, LCD_REG_18, 0x011c);
stm32_writereg(priv, LCD_REG_164, 0x0001); /* NVM */
stm32_writereg(priv, LCD_REG_8, 0x000f);
stm32_writereg(priv, LCD_REG_10, 0x0008);
stm32_writereg(priv, LCD_REG_13, 0x0008);
/* Adjust the Gamma Curve */
stm32_writereg(priv, LCD_REG_48, 0x0707);
stm32_writereg(priv, LCD_REG_49, 0x0007); /* 0x0707 */
stm32_writereg(priv, LCD_REG_50, 0x0603);
stm32_writereg(priv, LCD_REG_51, 0x0700);
stm32_writereg(priv, LCD_REG_52, 0x0202);
stm32_writereg(priv, LCD_REG_53, 0x0002); /* 0x0606 */
stm32_writereg(priv, LCD_REG_54, 0x1f0f);
stm32_writereg(priv, LCD_REG_55, 0x0707); /* 0x0f0f, 0x0105 */
stm32_writereg(priv, LCD_REG_56, 0x0000);
stm32_writereg(priv, LCD_REG_57, 0x0000);
stm32_writereg(priv, LCD_REG_58, 0x0707);
stm32_writereg(priv, LCD_REG_59, 0x0000); /* 0x0303 */
stm32_writereg(priv, LCD_REG_60, 0x0007); /* 0x0707 */
stm32_writereg(priv, LCD_REG_61, 0x0000); /* 0x1313, 0x1f08 */
up_mdelay(5);
stm32_writereg(priv, LCD_REG_7, 0x0001);
stm32_writereg(priv, LCD_REG_23, 0x0001); /* Power supply startup enable */
up_mdelay(5);
/* Power Control */
stm32_writereg(priv, LCD_REG_16, 0x17a0); /* SAP, BT[3:0], AP, DSTB, SLP, STB */
stm32_writereg(priv, LCD_REG_17, 0x0217); /* Reference voltage VC[2:0] Vciout = 1.00*Vcivl */
stm32_writereg(priv, LCD_REG_18, 0x011e); /* Vreg1out = Vcilvl*1.80 (0x011c) */
stm32_writereg(priv, LCD_REG_19, 0x0f00); /* VDV[4:0]-->VCOM Amplitude VcomL = VcomH - Vcom Ampl */
stm32_writereg(priv, LCD_REG_42, 0x0000);
stm32_writereg(priv, LCD_REG_41, 0x000a); /* Vcomh = VCM1[4:0]*Vreg1out gate source voltage (0x001f) */
stm32_writereg(priv, LCD_REG_18, 0x013e); /* Power supply on (0x013c) */
/* Coordinates Control */
stm32_writereg(priv, LCD_REG_80, 0x0000); /* Horizontal GRAM Start Address */
stm32_writereg(priv, LCD_REG_81, 0x00ef); /* Horizontal GRAM End Address */
stm32_writereg(priv, LCD_REG_82, 0x0000); /* Vertical GRAM Start Address */
stm32_writereg(priv, LCD_REG_83, 0x013f); /* Vertical GRAM End Address */
/* Panel Image Control */
stm32_writereg(priv, LCD_REG_96, 0x2700); /* Gate Scan Line */
stm32_writereg(priv, LCD_REG_97, 0x0001); /* NDL, VLE, REV */
stm32_writereg(priv, LCD_REG_106, 0x0000); /* Set scrolling line */
/* Partial Image Control */
stm32_writereg(priv, LCD_REG_128, 0x0000);
stm32_writereg(priv, LCD_REG_129, 0x0000);
stm32_writereg(priv, LCD_REG_130, 0x0000);
stm32_writereg(priv, LCD_REG_131, 0x0000);
stm32_writereg(priv, LCD_REG_132, 0x0000);
stm32_writereg(priv, LCD_REG_133, 0x0000);
/* Panel Interface Control */
stm32_writereg(priv, LCD_REG_144, 0x0013);
stm32_writereg(priv, LCD_REG_146, 0x0300);
stm32_writereg(priv, LCD_REG_147, 0x0005);
stm32_writereg(priv, LCD_REG_149, 0x0000);
stm32_writereg(priv, LCD_REG_151, 0x0000);
stm32_writereg(priv, LCD_REG_152, 0x0000);
stm32_writereg(priv, LCD_REG_1, 0x0100); /* Set SS and SM bit */
stm32_writereg(priv, LCD_REG_2, 0x0700); /* Set 1 line inversion */
stm32_writereg(priv, LCD_REG_3, 0x1030); /* Set GRAM write direction and BGR=1 */
stm32_writereg(priv, LCD_REG_4, 0x0000); /* Resize register */
stm32_writereg(priv, LCD_REG_12, 0x0000); /* RGB interface setting */
stm32_writereg(priv, LCD_REG_15, 0x0000); /* RGB interface polarity */
stm32_writereg(priv, LCD_REG_32, 0x0000); /* GRAM horizontal Address */
stm32_writereg(priv, LCD_REG_33, 0x0000); /* GRAM Vertical Address */
stm32_writereg(priv, LCD_REG_7, 0x0000); /* Display off */
}
#endif
/************************************************************************************
* Name: stm32_lcdinitialize
*
* Description:
* Set LCD panel contrast (0-CONFIG_LCD_MAXCONTRAST).
*
************************************************************************************/
static inline int stm32_lcdinitialize(FAR struct stm32_dev_s *priv)
{
uint16_t id;
int ret = OK;
/* Check LCD ID */
stm32_writereg(priv, LCD_REG_0, 0x0001); /* Start internal oscillator */
up_mdelay(50);
id = stm32_readreg(priv, LCD_REG_0); /* Read the ID register */
lcddbg("LCD ID: %04x\n", id);
stm32_lcdoutput(priv);
up_mdelay(10);
/* Initialize the LCD hardware */
#ifndef CONFIG_STM32_ILI9300_DISABLE
if (id == ILI9300_ID)
{
priv->type = LCD_TYPE_ILI9300;
stm32_lcd9300init(priv, LCD_TYPE_ILI9325);
}
else
#endif
#ifndef CONFIG_STM32_ILI9320_DISABLE
if (id == ILI9320_ID)
{
priv->type = LCD_TYPE_ILI9320;
stm32_lcd9300init(priv, LCD_TYPE_ILI9320);
}
else
#endif
#ifndef CONFIG_STM32_ILI9321_DISABLE
if (id == ILI9321_ID)
{
priv->type = LCD_TYPE_ILI9321;
stm32_lcd9300init(priv, LCD_TYPE_ILI9321);
}
else
#endif
#ifndef CONFIG_STM32_ILI9331_DISABLE
if (id == ILI9331_ID)
{
priv->type = LCD_TYPE_ILI9331;
stm32_lcd9331init(priv);
}
else
#endif
#ifndef CONFIG_STM32_ILI9325_DISABLE
if (id == ILI9325_ID)
{
priv->type = LCD_TYPE_ILI9325;
stm32_lcd9325init(priv, LCD_TYPE_ILI9325);
}
else
#endif
#ifndef CONFIG_STM32_ILI9328_DISABLE
if (id == ILI9328_ID)
{
priv->type = LCD_TYPE_ILI9328;
stm32_lcd9325init(priv, LCD_TYPE_ILI9328);
}
else
#endif
#ifndef CONFIG_STM32_ILI1505_DISABLE
if (id == 0x1505)
{
priv->type = LCD_TYPE_ILI1505;
stm32_lcd1505init(priv);
}
else
#endif
#ifndef CONFIG_STM32_ILI9919_DISABLE
if (id == 0x9919)
{
priv->type = LCD_TYPE_ILI9919;
stm32_lcd9919init(priv);
}
else
#endif
{
lcddbg("Unsupported LCD type\n");
ret = -ENODEV;
}
lcddbg("LCD type: %d\n", priv->type);
return ret;
}
/************************************************************************************
* Public Functions
************************************************************************************/
/************************************************************************************
* Name: up_lcdinitialize
*
* Description:
* Initialize the LCD video hardware. The initial state of the LCD is fully
* initialized, display memory cleared, and the LCD ready to use, but with the power
* setting at 0 (full off).
*
************************************************************************************/
int up_lcdinitialize(void)
{
FAR struct stm32_dev_s *priv = &g_lcddev;
int ret;
int i;
lcdvdbg("Initializing\n");
/* Configure GPIO pins. The initial state of priv->output is false, so
* we need to configure pins for output initially.
*/
stm32_lcdoutput(priv);
/* Configure control pins */
for (i = 0; i < NLCD_CONFIG; i++)
{
stm32_configgpio(g_lcdctrl[i]);
}
/* Configure and enable LCD */
up_mdelay(50);
ret = stm32_lcdinitialize(priv);
if (ret == OK)
{
/* Clear the display (setting it to the color 0=black) */
stm32_lcdclear(0);
/* Turn the display off */
stm32_poweroff(priv);
}
return ret;
}
/************************************************************************************
* Name: up_lcdgetdev
*
* Description:
* Return a a reference to the LCD object for the specified LCD. This allows support
* for multiple LCD devices.
*
************************************************************************************/
FAR struct lcd_dev_s *up_lcdgetdev(int lcddev)
{
DEBUGASSERT(lcddev == 0);
return &g_lcddev.dev;
}
/************************************************************************************
* Name: up_lcduninitialize
*
* Description:
* Unitialize the LCD support
*
************************************************************************************/
void up_lcduninitialize(void)
{
FAR struct stm32_dev_s *priv = &g_lcddev;
/* Put the LCD in the lowest possible power state */
stm32_poweroff(priv);
/* Make sure that the LCD is not selected */
putreg32(1, LCD_CS_SET);
}
/************************************************************************************
* Name: stm32_lcdclear
*
* Description:
* This is a non-standard LCD interface just for the Shenzhou board. Because
* of the various rotations, clearing the display in the normal way by writing a
* sequences of runs that covers the entire display can be very slow. Here the
* display is cleared by simply setting all GRAM memory to the specified color.
*
************************************************************************************/
void stm32_lcdclear(uint16_t color)
{
FAR struct stm32_dev_s *priv = &g_lcddev;
uint32_t i = 0;
stm32_setcursor(priv, 0, 0);
stm32_gramselect(priv);
/* Make sure that we are configured for output */
stm32_lcdoutput(priv);
/* Write the selected color into the entire GRAM memory */
putreg32(1, LCD_CS_CLEAR);
putreg32(1, LCD_RS_SET);
for (i = 0; i < STM32_XRES * STM32_YRES; i++)
{
putreg32(1, LCD_WR_CLEAR);
putreg32((uint32_t)color, LCD_ODR);
putreg32(1, LCD_WR_SET);
}
putreg32(1, LCD_CS_SET);
}
#endif /* !HAVE_LCD */
|