diff options
author | Gregory Nutt <gnutt@nuttx.org> | 2014-08-17 13:15:59 -0600 |
---|---|---|
committer | Gregory Nutt <gnutt@nuttx.org> | 2014-08-17 13:15:59 -0600 |
commit | 6a084e35072ab635bf28f0dd91b2d390df9ec4c1 (patch) | |
tree | 5ed813e6a4b83fa663bdba020b44f7201564c473 | |
parent | d0d98df2c96483ca5472636fd989d165cd97b255 (diff) | |
download | nuttx-6a084e35072ab635bf28f0dd91b2d390df9ec4c1.tar.gz nuttx-6a084e35072ab635bf28f0dd91b2d390df9ec4c1.tar.bz2 nuttx-6a084e35072ab635bf28f0dd91b2d390df9ec4c1.zip |
KSZ80x1 PHY interrupts are active low and should trigger on the falling edge
-rw-r--r-- | nuttx/configs/sama5d3-xplained/src/sama5d3-xplained.h | 44 | ||||
-rw-r--r-- | nuttx/configs/sama5d3x-ek/src/sama5d3x-ek.h | 44 | ||||
-rw-r--r-- | nuttx/configs/sama5d4-ek/src/sama5d4-ek.h | 9 |
3 files changed, 52 insertions, 45 deletions
diff --git a/nuttx/configs/sama5d3-xplained/src/sama5d3-xplained.h b/nuttx/configs/sama5d3-xplained/src/sama5d3-xplained.h index c51e0f683..6d24bc53e 100644 --- a/nuttx/configs/sama5d3-xplained/src/sama5d3-xplained.h +++ b/nuttx/configs/sama5d3-xplained/src/sama5d3-xplained.h @@ -419,27 +419,28 @@ /* Ethernet */ #ifdef CONFIG_SAMA5_EMACA - /* ETH1: Ethernet 10/100 (EMAC A) Port - * - * The main board contains a MICREL PHY device (KSZ8051) operating at 10/100 Mbps. - * The board supports MII and RMII interface modes. - * - * The two independent PHY devices embedded on CM and MB boards are connected to - * independent RJ-45 connectors with built-in magnetic and status LEDs. - * - * At the De-Assertion of Reset: - * PHY ADD[2:0]:001 - * CONFIG[2:0]:001,Mode:RMII - * Duplex Mode:Half Duplex - * Isolate Mode:Disable - * Speed Mode:100Mbps - * Nway Auto-Negotiation:Enable - * - * The KSZ8051 PHY interrupt is available on PE30 INT_ETH1 - */ + /* ETH1: Ethernet 10/100 (EMAC A) Port + * + * The main board contains a MICREL PHY device (KSZ8051) operating at 10/100 Mbps. + * The board supports MII and RMII interface modes. + * + * The two independent PHY devices embedded on CM and MB boards are connected to + * independent RJ-45 connectors with built-in magnetic and status LEDs. + * + * At the De-Assertion of Reset: + * PHY ADD[2:0]:001 + * CONFIG[2:0]:001,Mode:RMII + * Duplex Mode:Half Duplex + * Isolate Mode:Disable + * Speed Mode:100Mbps + * Nway Auto-Negotiation:Enable + * + * The KSZ8051 PHY interrupt is available on PE30 INT_ETH1. The sense of + * the interrupt is configurable but is, by default, active low. + */ #define PIO_INT_ETH1 (PIO_INPUT | PIO_CFG_PULLUP | PIO_CFG_DEGLITCH | \ - PIO_INT_BOTHEDGES | PIO_PORT_PIOE | PIO_PIN30) + PIO_INT_FALLING | PIO_PORT_PIOE | PIO_PIN30) #define IRQ_INT_ETH1 SAM_IRQ_PE30 #endif @@ -454,11 +455,12 @@ * activity indicators. These signals can be used to connect to a 10/100/1000 * BaseT RJ45 connector integrated on the main board. * - * The KSZ9021/31 interrupt is available on PB35 INT_GETH0 + * The KSZ9021/31 interrupt is available on PB35 INT_GETH0. The sense of + * the interrupt is configurable but is, by default, active low. */ #define PIO_INT_ETH0 (PIO_INPUT | PIO_CFG_PULLUP | PIO_CFG_DEGLITCH | \ - PIO_INT_BOTHEDGES | PIO_PORT_PIOB | PIO_PIN25) + PIO_INT_FALLING | PIO_PORT_PIOB | PIO_PIN25) #define IRQ_INT_ETH0 SAM_IRQ_PB25 #endif diff --git a/nuttx/configs/sama5d3x-ek/src/sama5d3x-ek.h b/nuttx/configs/sama5d3x-ek/src/sama5d3x-ek.h index 578155cb1..697dd3a84 100644 --- a/nuttx/configs/sama5d3x-ek/src/sama5d3x-ek.h +++ b/nuttx/configs/sama5d3x-ek/src/sama5d3x-ek.h @@ -546,27 +546,28 @@ /* Ethernet */ #ifdef CONFIG_SAMA5_EMACA - /* ETH1: Ethernet 10/100 (EMAC A) Port - * - * The main board contains a MICREL PHY device (KSZ8051) operating at 10/100 Mbps. - * The board supports MII and RMII interface modes. - * - * The two independent PHY devices embedded on CM and MB boards are connected to - * independent RJ-45 connectors with built-in magnetic and status LEDs. - * - * At the De-Assertion of Reset: - * PHY ADD[2:0]:001 - * CONFIG[2:0]:001,Mode:RMII - * Duplex Mode:Half Duplex - * Isolate Mode:Disable - * Speed Mode:100Mbps - * Nway Auto-Negotiation:Enable - * - * The KSZ8051 PHY interrupt is available on PE30 INT_ETH1 - */ + /* ETH1: Ethernet 10/100 (EMAC A) Port + * + * The main board contains a MICREL PHY device (KSZ8051) operating at 10/100 Mbps. + * The board supports MII and RMII interface modes. + * + * The two independent PHY devices embedded on CM and MB boards are connected to + * independent RJ-45 connectors with built-in magnetic and status LEDs. + * + * At the De-Assertion of Reset: + * PHY ADD[2:0]:001 + * CONFIG[2:0]:001,Mode:RMII + * Duplex Mode:Half Duplex + * Isolate Mode:Disable + * Speed Mode:100Mbps + * Nway Auto-Negotiation:Enable + * + * The KSZ8051 PHY interrupt is available on PE30 INT_ETH1. The sense of + * the interrupt is configurable but is, by default, active low. + */ #define PIO_INT_ETH1 (PIO_INPUT | PIO_CFG_PULLUP | PIO_CFG_DEGLITCH | \ - PIO_INT_BOTHEDGES | PIO_PORT_PIOE | PIO_PIN30) + PIO_INT_FALLING | PIO_PORT_PIOE | PIO_PIN30) #define IRQ_INT_ETH1 SAM_IRQ_PE30 #endif @@ -581,11 +582,12 @@ * activity indicators. These signals can be used to connect to a 10/100/1000 * BaseT RJ45 connector integrated on the main board. * - * The KSZ9021/31 interrupt is available on PB35 INT_GETH0 + * The KSZ9021/31 interrupt is available on PB35 INT_GETH0. The sense of + * the interrupt is configurable but is, by default, active low. */ #define PIO_INT_ETH0 (PIO_INPUT | PIO_CFG_PULLUP | PIO_CFG_DEGLITCH | \ - PIO_INT_BOTHEDGES | PIO_PORT_PIOB | PIO_PIN25) + PIO_INT_FALLING | PIO_PORT_PIOB | PIO_PIN25) #define IRQ_INT_ETH0 SAM_IRQ_PB25 #endif diff --git a/nuttx/configs/sama5d4-ek/src/sama5d4-ek.h b/nuttx/configs/sama5d4-ek/src/sama5d4-ek.h index fc49e0b6c..1b19946eb 100644 --- a/nuttx/configs/sama5d4-ek/src/sama5d4-ek.h +++ b/nuttx/configs/sama5d4-ek/src/sama5d4-ek.h @@ -744,18 +744,21 @@ * enabled via LCD_ETH1_CONFIG when an LCD is detected: * * - LCD_ETH1_CONFIG = 0: LCD 5v disable - * - LCD_ETH1_CONFIG = 1 & LCD_DETECT# =0: LCD 5v enable + * - LCD_ETH1_CONFIG = 1 & LCD_DETECT# =0: LCD 5v enable. + * + * The sense of KSZ8081 interrupt is configurable but is, by default, active + * low. */ #ifdef CONFIG_SAMA5_EMAC0 # define PIO_INT_ETH0 (PIO_INPUT | PIO_CFG_PULLUP | PIO_CFG_DEGLITCH | \ - PIO_INT_BOTHEDGES | PIO_PORT_PIOE | PIO_PIN1) + PIO_INT_FALLING | PIO_PORT_PIOE | PIO_PIN1) # define IRQ_INT_ETH0 SAM_IRQ_PE1 #endif #ifdef CONFIG_SAMA5_EMAC1 # define PIO_INT_ETH1 (PIO_INPUT | PIO_CFG_PULLUP | PIO_CFG_DEGLITCH | \ - PIO_INT_BOTHEDGES | PIO_PORT_PIOE | PIO_PIN2) + PIO_INT_FALLING | PIO_PORT_PIOE | PIO_PIN2) # define IRQ_INT_ETH1 SAM_IRQ_PE2 #endif #endif |