summaryrefslogtreecommitdiff
path: root/nuttx/arch/z16
diff options
context:
space:
mode:
authorGregory Nutt <gnutt@nuttx.org>2014-01-24 07:45:35 -0600
committerGregory Nutt <gnutt@nuttx.org>2014-01-24 07:45:35 -0600
commitf76ce54f00d5b638e1e847769fcb0252151cbd1c (patch)
tree34d081654bed231ad88a532a787ae72e918be40c /nuttx/arch/z16
parentb8bc9184c3762113210aa967b2ad410559d80eaf (diff)
downloadnuttx-f76ce54f00d5b638e1e847769fcb0252151cbd1c.tar.gz
nuttx-f76ce54f00d5b638e1e847769fcb0252151cbd1c.tar.bz2
nuttx-f76ce54f00d5b638e1e847769fcb0252151cbd1c.zip
The optimization level can now be selected as part of the configuration
Diffstat (limited to 'nuttx/arch/z16')
-rw-r--r--nuttx/arch/z16/src/z16f/chip.h8
1 files changed, 4 insertions, 4 deletions
diff --git a/nuttx/arch/z16/src/z16f/chip.h b/nuttx/arch/z16/src/z16f/chip.h
index 09e0d3097..f684652cb 100644
--- a/nuttx/arch/z16/src/z16f/chip.h
+++ b/nuttx/arch/z16/src/z16f/chip.h
@@ -128,7 +128,7 @@
/* Most chip variants support external memory */
#ifdef Z16F_HAVE_EXTMEM
-# define Z16F_EXTMEMCS0_BASE _HX32(00020000) /* External memory at CS0 */
+# define Z16F_EXTMEMCS0_BASE _HX32(00000000) /* External memory at CS0 */
# define Z16F_EXTMEMCS0_SIZE _HX32(007e0000) /* (actual depends on board) */
# define Z16F_EXTMEMCS1_BASE _HX32(ff800000) /* External memory at CS1 */
# define Z16F_EXTMEMCS1_SIZE _HX32(00700000) /* (actual depends on board) */
@@ -260,10 +260,10 @@
#define Z16F_OSCCTL_XTLEN _HX8(40) /* Bit 6: Crystal oscillator enabled */
#define Z16F_OSCCTL_WDTEN _HX8(20) /* Bit 5: Watchdog timer enabled */
#define Z16F_OSCCTL_POFEN _HX8(10) /* Bit 4: Failure detection enabled */
-#define Z16F_OSCCTL_WDFEN _HX8(08) /* Bit 3: WD Failuare detection enabled*/
+#define Z16F_OSCCTL_WDFEN _HX8(08) /* Bit 3: WD Failure detection enabled*/
#define Z16F_OSCCTL_FLPEN _HX8(04) /* Bit 2: Flash low power enabled */
-#define Z16F_OSCCTL_INT56 _HX8(00) /* Bits 0-1=0: Intenal 5.6 MHz */
-#define Z16F_OSCCTL_EXTCLK _HX8(02) /* Bits 0-1=2: Extenal clock */
+#define Z16F_OSCCTL_INT56 _HX8(00) /* Bits 0-1=0: Internal 5.6 MHz */
+#define Z16F_OSCCTL_EXTCLK _HX8(02) /* Bits 0-1=2: External clock */
#define Z16F_OSCCTL_WDT10KHZ _HX8(03) /* Bits 0-1=3: WD Timer 10 KHz*/
/* GPIO Port A-K ********************************************************************/