diff options
author | patacongo <patacongo@42af7a65-404d-4744-a932-0658087f49c3> | 2012-01-20 21:52:35 +0000 |
---|---|---|
committer | patacongo <patacongo@42af7a65-404d-4744-a932-0658087f49c3> | 2012-01-20 21:52:35 +0000 |
commit | 1a0b77740ae6317e7a9a512489bc74cecb4a5fdf (patch) | |
tree | 82926d6798d4193b9d1c0421d0b496acced412ae /nuttx/arch/arm/src/stm32/chip/stm32_can.h | |
parent | 49c358953f0d1462456a666cdf141346884d655d (diff) | |
download | px4-nuttx-1a0b77740ae6317e7a9a512489bc74cecb4a5fdf.tar.gz px4-nuttx-1a0b77740ae6317e7a9a512489bc74cecb4a5fdf.tar.bz2 px4-nuttx-1a0b77740ae6317e7a9a512489bc74cecb4a5fdf.zip |
Add support for extended (29-bit) CAN IDs
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@4319 42af7a65-404d-4744-a932-0658087f49c3
Diffstat (limited to 'nuttx/arch/arm/src/stm32/chip/stm32_can.h')
-rw-r--r-- | nuttx/arch/arm/src/stm32/chip/stm32_can.h | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/nuttx/arch/arm/src/stm32/chip/stm32_can.h b/nuttx/arch/arm/src/stm32/chip/stm32_can.h index b8a0eee91..6eb757263 100644 --- a/nuttx/arch/arm/src/stm32/chip/stm32_can.h +++ b/nuttx/arch/arm/src/stm32/chip/stm32_can.h @@ -367,8 +367,8 @@ #define CAN_TIR_TXRQ (1 << 0) /* Bit 0: Transmit Mailbox Request */ #define CAN_TIR_RTR (1 << 1) /* Bit 1: Remote Transmission Request */ #define CAN_TIR_IDE (1 << 2) /* Bit 2: Identifier Extension */ -#define CAN_TIR_EXID_SHIFT (3) /* Bit 3-20: Extended Identifier */ -#define CAN_TIR_EXID_MASK (0x0003ffff << CAN_TIR_EXID_SHIFT) +#define CAN_TIR_EXID_SHIFT (3) /* Bit 3-31: Extended Identifier */ +#define CAN_TIR_EXID_MASK (0x1fffffff << CAN_TIR_EXID_SHIFT) #define CAN_TIR_STID_SHIFT (21) /* Bits 21-31: Standard Identifier */ #define CAN_TIR_STID_MASK (0x07ff << CAN_TIR_STID_SHIFT) @@ -406,8 +406,8 @@ #define CAN_RIR_RTR (1 << 1) /* Bit 1: Remote Transmission Request */ #define CAN_RIR_IDE (1 << 2) /* Bit 2: Identifier Extension */ -#define CAN_RIR_EXID_SHIFT (3) /* Bit 3-20: Extended Identifier */ -#define CAN_RIR_EXID_MASK (0x0003ffff << CAN_RIR_EXID_SHIFT) +#define CAN_RIR_EXID_SHIFT (3) /* Bit 3-31: Extended Identifier */ +#define CAN_RIR_EXID_MASK (0x1fffffff << CAN_RIR_EXID_SHIFT) #define CAN_RIR_STID_SHIFT (21) /* Bits 21-31: Standard Identifier */ #define CAN_RIR_STID_MASK (0x07ff << CAN_RIR_STID_SHIFT) |