summaryrefslogtreecommitdiff
path: root/nuttx/arch/arm/src/stm32/chip/stm32l15xxx_gpio.h
diff options
context:
space:
mode:
authorGregory Nutt <gnutt@nuttx.org>2013-05-19 08:55:36 -0600
committerGregory Nutt <gnutt@nuttx.org>2013-05-19 08:55:36 -0600
commitd35cbec8dde8d8db715831a8143cf6db58a4d394 (patch)
tree9306131e5daedec0a5fe3f3f66e8bbde5a267b88 /nuttx/arch/arm/src/stm32/chip/stm32l15xxx_gpio.h
parent0cdd75f1135e31dde561d974ea03915039a0678e (diff)
downloadpx4-nuttx-d35cbec8dde8d8db715831a8143cf6db58a4d394.tar.gz
px4-nuttx-d35cbec8dde8d8db715831a8143cf6db58a4d394.tar.bz2
px4-nuttx-d35cbec8dde8d8db715831a8143cf6db58a4d394.zip
Add PWR and RCC register definitions for the STM32F152
Diffstat (limited to 'nuttx/arch/arm/src/stm32/chip/stm32l15xxx_gpio.h')
-rw-r--r--nuttx/arch/arm/src/stm32/chip/stm32l15xxx_gpio.h45
1 files changed, 17 insertions, 28 deletions
diff --git a/nuttx/arch/arm/src/stm32/chip/stm32l15xxx_gpio.h b/nuttx/arch/arm/src/stm32/chip/stm32l15xxx_gpio.h
index 68a973ea8..0b339505a 100644
--- a/nuttx/arch/arm/src/stm32/chip/stm32l15xxx_gpio.h
+++ b/nuttx/arch/arm/src/stm32/chip/stm32l15xxx_gpio.h
@@ -1,7 +1,9 @@
/************************************************************************************
* arch/arm/src/stm32/chip/stm32l15xxx_gpio.h
+ * For STM32L100xx, STM32L151xx, STM32L152xx and STM32L162xx advanced ARM-based
+ * 32-bit MCUs
*
- * Copyright (C) 2012 Gregory Nutt. All rights reserved.
+ * Copyright (C) 2013 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org>
*
* Redistribution and use in source and binary forms, with or without
@@ -123,6 +125,19 @@
#endif
#if STM32_NGPIO_PORTS > 5
+# define STM32_GPIOH_MODER (STM32_GPIOH_BASE+STM32_GPIO_MODER_OFFSET)
+# define STM32_GPIOH_OTYPER (STM32_GPIOH_BASE+STM32_GPIO_OTYPER_OFFSET)
+# define STM32_GPIOH_OSPEED (STM32_GPIOH_BASE+STM32_GPIO_OSPEED_OFFSET)
+# define STM32_GPIOH_PUPDR (STM32_GPIOH_BASE+STM32_GPIO_PUPDR_OFFSET)
+# define STM32_GPIOH_IDR (STM32_GPIOH_BASE+STM32_GPIO_IDR_OFFSET)
+# define STM32_GPIOH_ODR (STM32_GPIOH_BASE+STM32_GPIO_ODR_OFFSET)
+# define STM32_GPIOH_BSRR (STM32_GPIOH_BASE+STM32_GPIO_BSRR_OFFSET)
+# define STM32_GPIOH_LCKR (STM32_GPIOH_BASE+STM32_GPIO_LCKR_OFFSET)
+# define STM32_GPIOH_AFRL (STM32_GPIOH_BASE+STM32_GPIO_AFRL_OFFSET)
+# define STM32_GPIOH_AFRH (STM32_GPIOH_BASE+STM32_GPIO_AFRH_OFFSET)
+#endif
+
+#if STM32_NGPIO_PORTS > 6
# define STM32_GPIOF_MODER (STM32_GPIOF_BASE+STM32_GPIO_MODER_OFFSET)
# define STM32_GPIOF_OTYPER (STM32_GPIOF_BASE+STM32_GPIO_OTYPER_OFFSET)
# define STM32_GPIOF_OSPEED (STM32_GPIOF_BASE+STM32_GPIO_OSPEED_OFFSET)
@@ -135,7 +150,7 @@
# define STM32_GPIOF_AFRH (STM32_GPIOF_BASE+STM32_GPIO_AFRH_OFFSET)
#endif
-#if STM32_NGPIO_PORTS > 6
+#if STM32_NGPIO_PORTS > 7
# define STM32_GPIOG_MODER (STM32_GPIOG_BASE+STM32_GPIO_MODER_OFFSET)
# define STM32_GPIOG_OTYPER (STM32_GPIOG_BASE+STM32_GPIO_OTYPER_OFFSET)
# define STM32_GPIOG_OSPEED (STM32_GPIOG_BASE+STM32_GPIO_OSPEED_OFFSET)
@@ -148,32 +163,6 @@
# define STM32_GPIOG_AFRH (STM32_GPIOG_BASE+STM32_GPIO_AFRH_OFFSET)
#endif
-#if STM32_NGPIO_PORTS > 7
-# define STM32_GPIOH_MODER (STM32_GPIOH_BASE+STM32_GPIO_MODER_OFFSET)
-# define STM32_GPIOH_OTYPER (STM32_GPIOH_BASE+STM32_GPIO_OTYPER_OFFSET)
-# define STM32_GPIOH_OSPEED (STM32_GPIOH_BASE+STM32_GPIO_OSPEED_OFFSET)
-# define STM32_GPIOH_PUPDR (STM32_GPIOH_BASE+STM32_GPIO_PUPDR_OFFSET)
-# define STM32_GPIOH_IDR (STM32_GPIOH_BASE+STM32_GPIO_IDR_OFFSET)
-# define STM32_GPIOH_ODR (STM32_GPIOH_BASE+STM32_GPIO_ODR_OFFSET)
-# define STM32_GPIOH_BSRR (STM32_GPIOH_BASE+STM32_GPIO_BSRR_OFFSET)
-# define STM32_GPIOH_LCKR (STM32_GPIOH_BASE+STM32_GPIO_LCKR_OFFSET)
-# define STM32_GPIOH_AFRL (STM32_GPIOH_BASE+STM32_GPIO_AFRL_OFFSET)
-# define STM32_GPIOH_AFRH (STM32_GPIOH_BASE+STM32_GPIO_AFRH_OFFSET)
-#endif
-
-#if STM32_NGPIO_PORTS > 8
-# define STM32_GPIOI_MODER (STM32_GPIOI_BASE+STM32_GPIO_MODER_OFFSET)
-# define STM32_GPIOI_OTYPER (STM32_GPIOI_BASE+STM32_GPIO_OTYPER_OFFSET)
-# define STM32_GPIOI_OSPEED (STM32_GPIOI_BASE+STM32_GPIO_OSPEED_OFFSET)
-# define STM32_GPIOI_PUPDR (STM32_GPIOI_BASE+STM32_GPIO_PUPDR_OFFSET)
-# define STM32_GPIOI_IDR (STM32_GPIOI_BASE+STM32_GPIO_IDR_OFFSET)
-# define STM32_GPIOI_ODR (STM32_GPIOI_BASE+STM32_GPIO_ODR_OFFSET)
-# define STM32_GPIOI_BSRR (STM32_GPIOI_BASE+STM32_GPIO_BSRR_OFFSET)
-# define STM32_GPIOI_LCKR (STM32_GPIOI_BASE+STM32_GPIO_LCKR_OFFSET)
-# define STM32_GPIOI_AFRL (STM32_GPIOI_BASE+STM32_GPIO_AFRL_OFFSET)
-# define STM32_GPIOI_AFRH (STM32_GPIOI_BASE+STM32_GPIO_AFRH_OFFSET)
-#endif
-
/* Register Bitfield Definitions ****************************************************/
/* GPIO port mode register */