summaryrefslogtreecommitdiff
path: root/nuttx/configs
diff options
context:
space:
mode:
Diffstat (limited to 'nuttx/configs')
-rw-r--r--nuttx/configs/skp16c26/include/board.h68
-rw-r--r--nuttx/configs/skp16c26/ostest/defconfig15
2 files changed, 57 insertions, 26 deletions
diff --git a/nuttx/configs/skp16c26/include/board.h b/nuttx/configs/skp16c26/include/board.h
index bf4d97520..4039936fe 100644
--- a/nuttx/configs/skp16c26/include/board.h
+++ b/nuttx/configs/skp16c26/include/board.h
@@ -49,6 +49,24 @@
* Definitions
************************************************************************************/
+/* User configuration checks ********************************************************/
+
+/* According to SKP16C26 documention, "SIO/UART1 pins are used for communication
+ * between the SKP16C26 board kernel and KD30 Debugger through the ICD. Do not
+ * connect these pins to any other circuit, as UART1 cannot be used in the user
+ * program. For details, please see ICD (RTA-FoUSB-MON) User Manual on Target M16C
+ * ROM Monitor Resources or related ICD application notes."
+ *
+ * However, the schematic appears to show that SIO/UART2 is actual connection.
+ * To be safe, we will error out on either selection:
+ */
+
+#if !defined(CONFIG_UART1_DISABLE) || !defined(CONFIG_UART2_DISABLE)
+# error "UART1/2 should not be used on SKP16C26"
+#endif
+
+/* Hardware defintitions ************************************************************/
+
/* Xin Freq */
#define M16C_XIN_FREQ 20000000 /* 20MHz */
@@ -72,6 +90,8 @@
#define YLW_DDR pd7_4
#define GRN_DDR pd7_2
+/* Interrupt Priority Levels ********************************************************/
+
/* IPL settings */
#define M16C_DEFAULT_IPL 0 /* Default M16C Interrupt priority level */
@@ -81,30 +101,30 @@
* value of 5 will be used for any unspecified values
*/
-#undef M16C_INT3_PRIO /* INT3 interrupt priority */
-#undef M16C_INT5_PRIO /* INT5 interrupt priority */
-#undef M16C_INT4_PRIO /* INT4 interrupt priority */
-#undef M16C_BCN_PRIO /* Bus collision detection interrupt priority */
-#undef M16C_DM0_PRIO /* DMA0 interrupt priority */
-#undef M16C_DM1_PRIO /* DMA1 interrupt priority */
-#undef M16C_KUP_PRIO /* Key input interrupt priority */
-#undef M16C_AD_PRIO /* A-D conversion interrupt priority */
-#undef M16C_S2T_PRIO /* UART2 transmit interrupt priority */
-#undef M16C_S2R_PRIO /* UART2 receive interrupt priority */
-#undef M16C_S0T_PRIO /* UART0 transmit interrupt priority */
-#undef M16C_S0R_PRIO /* UART0 receive interrupt priority */
-#undef M16C_S1T_PRIO /* UART1 transmit interrupt priority */
-#undef M16C_S1R_PRIO /* UART1 receive interrupt priority */
-#define M16C_TA0_PRIO 5 /* Timer A0 interrupt priority */
-#undef M16C_TA1_PRIO /* Timer A1 interrupt priority */
-#undef M16C_TA2_PRIO /* Timer A2 interrupt priority */
-#undef M16C_TA3_PRIO /* Timer A3 interrupt priority */
-#undef M16C_TA4_PRIO /* Timer A4 interrupt priority */
-#undef M16C_TB0_PRIO /* Timer B0 interrupt priority */
-#undef M16C_TB1_PRIO /* Timer B1 interrupt priority */
-#undef M16C_TB2_PRIO /* Timer B2 interrupt priority */
-#undef M16C_INT0_PRIO /* INT0 interrupt priority */
-#undef M16C_INT1_PRIO /* INT1 interrupt priority */
+#undef M16C_INT3_PRIO /* INT3 interrupt priority */
+#undef M16C_INT5_PRIO /* INT5 interrupt priority */
+#undef M16C_INT4_PRIO /* INT4 interrupt priority */
+#undef M16C_BCN_PRIO /* Bus collision detection interrupt priority */
+#undef M16C_DM0_PRIO /* DMA0 interrupt priority */
+#undef M16C_DM1_PRIO /* DMA1 interrupt priority */
+#undef M16C_KUP_PRIO /* Key input interrupt priority */
+#undef M16C_AD_PRIO /* A-D conversion interrupt priority */
+#undef M16C_S2T_PRIO /* UART2 transmit interrupt priority */
+#undef M16C_S2R_PRIO /* UART2 receive interrupt priority */
+#undef M16C_S0T_PRIO /* UART0 transmit interrupt priority */
+#undef M16C_S0R_PRIO /* UART0 receive interrupt priority */
+#undef M16C_S1T_PRIO /* UART1 transmit interrupt priority */
+#undef M16C_S1R_PRIO /* UART1 receive interrupt priority */
+#define M16C_TA0_PRIO 5 /* Timer A0 interrupt priority */
+#undef M16C_TA1_PRIO /* Timer A1 interrupt priority */
+#undef M16C_TA2_PRIO /* Timer A2 interrupt priority */
+#undef M16C_TA3_PRIO /* Timer A3 interrupt priority */
+#undef M16C_TA4_PRIO /* Timer A4 interrupt priority */
+#undef M16C_TB0_PRIO /* Timer B0 interrupt priority */
+#undef M16C_TB1_PRIO /* Timer B1 interrupt priority */
+#undef M16C_TB2_PRIO /* Timer B2 interrupt priority */
+#undef M16C_INT0_PRIO /* INT0 interrupt priority */
+#undef M16C_INT1_PRIO /* INT1 interrupt priority */
/********************************************************************************/
/* Macro Definitions */
diff --git a/nuttx/configs/skp16c26/ostest/defconfig b/nuttx/configs/skp16c26/ostest/defconfig
index 6757d5d74..bc3dc1db7 100644
--- a/nuttx/configs/skp16c26/ostest/defconfig
+++ b/nuttx/configs/skp16c26/ostest/defconfig
@@ -78,6 +78,7 @@ CONFIG_ARCH_STACKDUMP=y
#
# M16C specific device driver settings
#
+# CONFIG_UARTn_DISABLE - Disables all support for UARTn.
# CONFIG_UARTn_SERIAL_CONSOLE - selects the UARTn for the
# console and ttys0 (default is the UART0).
# CONFIG_UARTn_RXBUFSIZE - Characters are buffered as received.
@@ -89,20 +90,30 @@ CONFIG_ARCH_STACKDUMP=y
# CONFIG_UARTn_PARTIY - 0=no parity, 1=odd parity, 2=even parity
# CONFIG_UARTn_2STOP - Two stop bits
#
+CONFIG_UART0_DISABLE=n
+CONFIG_UART1_DISABLE=y
+CONFIG_UART2_DISABLE=y
CONFIG_UART0_SERIAL_CONSOLE=y
CONFIG_UART1_SERIAL_CONSOLE=n
+CONFIG_UART2_SERIAL_CONSOLE=n
CONFIG_UART0_TXBUFSIZE=64
CONFIG_UART1_TXBUFSIZE=64
+CONFIG_UART2_TXBUFSIZE=64
CONFIG_UART0_RXBUFSIZE=64
CONFIG_UART1_RXBUFSIZE=64
-CONFIG_UART0_BAUD=9600
-CONFIG_UART1_BAUD=9600
+CONFIG_UART2_RXBUFSIZE=64
+CONFIG_UART0_BAUD=19200
+CONFIG_UART1_BAUD=19200
+CONFIG_UART2_BAUD=19200
CONFIG_UART0_BITS=8
CONFIG_UART1_BITS=8
+CONFIG_UART2_BITS=8
CONFIG_UART0_PARITY=0
CONFIG_UART1_PARITY=0
+CONFIG_UART2_PARITY=0
CONFIG_UART0_2STOP=0
CONFIG_UART1_2STOP=0
+CONFIG_UART2_2STOP=0
#
# General build options