1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
|
/************************************************************************************
* arch/arm/include/lm/irq.h
*
* Copyright (C) 2009-2011 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org>
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in
* the documentation and/or other materials provided with the
* distribution.
* 3. Neither the name NuttX nor the names of its contributors may be
* used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
************************************************************************************/
#ifndef __ARCH_ARM_INCLUDE_LM_IRQ_H
#define __ARCH_ARM_INCLUDE_LM_IRQ_H
/************************************************************************************
* Included Files
************************************************************************************/
#include <nuttx/config.h>
#include <nuttx/irq.h>
#include <arch/lm/chip.h>
/************************************************************************************
* Pre-processor Definitions
************************************************************************************/
/* Mark GPIO interrupts as disabled for non-existent GPIO ports. */
#if LM_NPORTS < 1 && !defined(CONFIG_LM_DISABLE_GPIOA_IRQS)
# define CONFIG_LM_DISABLE_GPIOA_IRQS
#elif LM_NPORTS < 2 && !defined(CONFIG_LM_DISABLE_GPIOB_IRQS)
# define CONFIG_LM_DISABLE_GPIOB_IRQS
#elif LM_NPORTS < 3 && !defined(CONFIG_LM_DISABLE_GPIOC_IRQS)
# define CONFIG_LM_DISABLE_GPIOC_IRQS
#elif LM_NPORTS < 4 && !defined(CONFIG_LM_DISABLE_GPIOD_IRQS)
# define CONFIG_LM_DISABLE_GPIOD_IRQS
#elif LM_NPORTS < 5 && !defined(CONFIG_LM_DISABLE_GPIOE_IRQS)
# define CONFIG_LM_DISABLE_GPIOE_IRQS
#elif LM_NPORTS < 6 && !defined(CONFIG_LM_DISABLE_GPIOF_IRQS)
# define CONFIG_LM_DISABLE_GPIOF_IRQS
#elif LM_NPORTS < 7 && !defined(CONFIG_LM_DISABLE_GPIOG_IRQS)
# define CONFIG_LM_DISABLE_GPIOG_IRQS
#elif LM_NPORTS < 8 && !defined(CONFIG_LM_DISABLE_GPIOH_IRQS)
# define CONFIG_LM_DISABLE_GPIOH_IRQS
#elif LM_NPORTS < 9 && !defined(CONFIG_LM_DISABLE_GPIOJ_IRQS)
# define CONFIG_LM_DISABLE_GPIOJ_IRQS
#endif
/* Processor Exceptions (vectors 0-15) */
#define LM_IRQ_RESERVED (0) /* Reserved vector (only used with CONFIG_DEBUG) */
/* Vector 0: Reset stack pointer value */
/* Vector 1: Reset (not handler as an IRQ) */
#define LM_IRQ_NMI (2) /* Vector 2: Non-Maskable Interrupt (NMI) */
#define LM_IRQ_HARDFAULT (3) /* Vector 3: Hard fault */
#define LM_IRQ_MEMFAULT (4) /* Vector 4: Memory management (MPU) */
#define LM_IRQ_BUSFAULT (5) /* Vector 5: Bus fault */
#define LM_IRQ_USAGEFAULT (6) /* Vector 6: Usage fault */
#define LM_IRQ_SVCALL (11) /* Vector 11: SVC call */
#define LM_IRQ_DBGMONITOR (12) /* Vector 12: Debug Monitor */
/* Vector 13: Reserved */
#define LM_IRQ_PENDSV (14) /* Vector 14: Pendable system service request */
#define LM_IRQ_SYSTICK (15) /* Vector 15: System tick */
#if defined(CONFIG_ARCH_CHIP_LM3S)
# include <arch/lm/lm3s_irq.h>
#elif defined(CONFIG_ARCH_CHIP_LM4F)
# include <arch/lm/lm4f_irq.h>
#else
# error "Unsupported Stellaris IRQ file"
#endif
/* GPIO IRQs -- Note that support for individual GPIO ports can
* be disabled in order to reduce the size of the implemenation.
*/
#ifndef CONFIG_LM_DISABLE_GPIOA_IRQS
# define LM_IRQ_GPIOA_0 (NR_IRQS + 0)
# define LM_IRQ_GPIOA_1 (NR_IRQS + 1)
# define LM_IRQ_GPIOA_2 (NR_IRQS + 2)
# define LM_IRQ_GPIOA_3 (NR_IRQS + 3)
# define LM_IRQ_GPIOA_4 (NR_IRQS + 4)
# define LM_IRQ_GPIOA_5 (NR_IRQS + 5)
# define LM_IRQ_GPIOA_6 (NR_IRQS + 6)
# define LM_IRQ_GPIOA_7 (NR_IRQS + 7)
# define _NGPIOAIRQS (NR_IRQS + 8)
#else
# define _NGPIOAIRQS NR_IRQS
#endif
#ifndef CONFIG_LM_DISABLE_GPIOB_IRQS
# define LM_IRQ_GPIOB_0 (_NGPIOAIRQS + 0)
# define LM_IRQ_GPIOB_1 (_NGPIOAIRQS + 1)
# define LM_IRQ_GPIOB_2 (_NGPIOAIRQS + 2)
# define LM_IRQ_GPIOB_3 (_NGPIOAIRQS + 3)
# define LM_IRQ_GPIOB_4 (_NGPIOAIRQS + 4)
# define LM_IRQ_GPIOB_5 (_NGPIOAIRQS + 5)
# define LM_IRQ_GPIOB_6 (_NGPIOAIRQS + 6)
# define LM_IRQ_GPIOB_7 (_NGPIOAIRQS + 7)
# define _NGPIOBIRQS (_NGPIOAIRQS + 8)
#else
# define _NGPIOBIRQS _NGPIOAIRQS
#endif
#ifndef CONFIG_LM_DISABLE_GPIOC_IRQS
# define LM_IRQ_GPIOC_0 (_NGPIOBIRQS + 0)
# define LM_IRQ_GPIOC_1 (_NGPIOBIRQS + 1)
# define LM_IRQ_GPIOC_2 (_NGPIOBIRQS + 2)
# define LM_IRQ_GPIOC_3 (_NGPIOBIRQS + 3)
# define LM_IRQ_GPIOC_4 (_NGPIOBIRQS + 4)
# define LM_IRQ_GPIOC_5 (_NGPIOBIRQS + 5)
# define LM_IRQ_GPIOC_6 (_NGPIOBIRQS + 6)
# define LM_IRQ_GPIOC_7 (_NGPIOBIRQS + 7)
# define _NGPIOCIRQS (_NGPIOBIRQS + 8)
#else
# define _NGPIOCIRQS _NGPIOBIRQS
#endif
#ifndef CONFIG_LM_DISABLE_GPIOD_IRQS
# define LM_IRQ_GPIOD_0 (_NGPIOCIRQS + 0)
# define LM_IRQ_GPIOD_1 (_NGPIOCIRQS + 1)
# define LM_IRQ_GPIOD_2 (_NGPIOCIRQS + 2)
# define LM_IRQ_GPIOD_3 (_NGPIOCIRQS + 3)
# define LM_IRQ_GPIOD_4 (_NGPIOCIRQS + 4)
# define LM_IRQ_GPIOD_5 (_NGPIOCIRQS + 5)
# define LM_IRQ_GPIOD_6 (_NGPIOCIRQS + 6)
# define LM_IRQ_GPIOD_7 (_NGPIOCIRQS + 7)
# define _NGPIODIRQS (_NGPIOCIRQS + 8)
#else
# define _NGPIODIRQS _NGPIOCIRQS
#endif
#ifndef CONFIG_LM_DISABLE_GPIOE_IRQS
# define LM_IRQ_GPIOE_0 (_NGPIODIRQS + 0)
# define LM_IRQ_GPIOE_1 (_NGPIODIRQS + 1)
# define LM_IRQ_GPIOE_2 (_NGPIODIRQS + 2)
# define LM_IRQ_GPIOE_3 (_NGPIODIRQS + 3)
# define LM_IRQ_GPIOE_4 (_NGPIODIRQS + 4)
# define LM_IRQ_GPIOE_5 (_NGPIODIRQS + 5)
# define LM_IRQ_GPIOE_6 (_NGPIODIRQS + 6)
# define LM_IRQ_GPIOE_7 (_NGPIODIRQS + 7)
# define _NGPIOEIRQS (_NGPIODIRQS + 8)
#else
# define _NGPIOEIRQS _NGPIODIRQS
#endif
#ifndef CONFIG_LM_DISABLE_GPIOF_IRQS
# define LM_IRQ_GPIOF_0 (_NGPIOEIRQS + 0)
# define LM_IRQ_GPIOF_1 (_NGPIOEIRQS + 1)
# define LM_IRQ_GPIOF_2 (_NGPIOEIRQS + 2)
# define LM_IRQ_GPIOF_3 (_NGPIOEIRQS + 3)
# define LM_IRQ_GPIOF_4 (_NGPIOEIRQS + 4)
# define LM_IRQ_GPIOF_5 (_NGPIOEIRQS + 5)
# define LM_IRQ_GPIOF_6 (_NGPIOEIRQS + 6)
# define LM_IRQ_GPIOF_7 (_NGPIOEIRQS + 7)
# define _NGPIOFIRQS (_NGPIOEIRQS + 8)
#else
# define _NGPIOFIRQS _NGPIOEIRQS
#endif
#ifndef CONFIG_LM_DISABLE_GPIOG_IRQS
# define LM_IRQ_GPIOG_0 (_NGPIOFIRQS + 0)
# define LM_IRQ_GPIOG_1 (_NGPIOFIRQS + 1)
# define LM_IRQ_GPIOG_2 (_NGPIOFIRQS + 2)
# define LM_IRQ_GPIOG_3 (_NGPIOFIRQS + 3)
# define LM_IRQ_GPIOG_4 (_NGPIOFIRQS + 4)
# define LM_IRQ_GPIOG_5 (_NGPIOFIRQS + 5)
# define LM_IRQ_GPIOG_6 (_NGPIOFIRQS + 6)
# define LM_IRQ_GPIOG_7 (_NGPIOFIRQS + 7)
# define _NGPIOGIRQS (_NGPIOFIRQS + 8)
#else
# define _NGPIOGIRQS _NGPIOFIRQS
#endif
#ifndef CONFIG_LM_DISABLE_GPIOH_IRQS
# define LM_IRQ_GPIOH_0 (_NGPIOGIRQS + 0)
# define LM_IRQ_GPIOH_1 (_NGPIOGIRQS + 1)
# define LM_IRQ_GPIOH_2 (_NGPIOGIRQS + 2)
# define LM_IRQ_GPIOH_3 (_NGPIOGIRQS + 3)
# define LM_IRQ_GPIOH_4 (_NGPIOGIRQS + 4)
# define LM_IRQ_GPIOH_5 (_NGPIOGIRQS + 5)
# define LM_IRQ_GPIOH_6 (_NGPIOGIRQS + 6)
# define LM_IRQ_GPIOH_7 (_NGPIOGIRQS + 7)
# define _NGPIOHIRQS (_NGPIOGIRQS + 8)
#else
# define _NGPIOHIRQS _NGPIOGIRQS
#endif
#ifndef CONFIG_LM_DISABLE_GPIOJ_IRQS
# define LM_IRQ_GPIOJ_0 (_NGPIOHIRQS + 0)
# define LM_IRQ_GPIOJ_1 (_NGPIOHIRQS + 1)
# define LM_IRQ_GPIOJ_2 (_NGPIOHIRQS + 2)
# define LM_IRQ_GPIOJ_3 (_NGPIOHIRQS + 3)
# define LM_IRQ_GPIOJ_4 (_NGPIOHIRQS + 4)
# define LM_IRQ_GPIOJ_5 (_NGPIOHIRQS + 5)
# define LM_IRQ_GPIOJ_6 (_NGPIOHIRQS + 6)
# define LM_IRQ_GPIOJ_7 (_NGPIOHIRQS + 7)
# define _NGPIOJIRQS (_NGPIOHIRQS + 8)
#else
# define _NGPIOJIRQS _NGPIOHIRQS
#endif
#define NR_GPIO_IRQS (_NGPIOJIRQS - NR_IRQS)
/************************************************************************************
* Public Types
************************************************************************************/
/************************************************************************************
* Public Data
************************************************************************************/
#ifndef __ASSEMBLY__
#ifdef __cplusplus
extern "C"
{
#endif
/************************************************************************************
* Public Functions
************************************************************************************/
/****************************************************************************
* Name: gpio_irqattach
*
* Description:
* Attach the interrupt handler 'isr' to the GPIO IRQ 'irq'
*
****************************************************************************/
int gpio_irqattach(int irq, xcpt_t isr);
#define gpio_irqdetach(isr) gpio_irqattach(isr, NULL)
/****************************************************************************
* Name: gpio_irqenable
*
* Description:
* Enable the GPIO IRQ specified by 'irq'
*
****************************************************************************/
void gpio_irqenable(int irq);
/****************************************************************************
* Name: gpio_irqdisable
*
* Description:
* Disable the GPIO IRQ specified by 'irq'
*
****************************************************************************/
void gpio_irqdisable(int irq);
#ifdef __cplusplus
}
#endif
#endif
#endif /* __ARCH_ARM_INCLUDE_LM_IRQ_H */
|
