1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
|
/************************************************************************************
* arch/arm/src/kl/kl_uart.h
*
* Copyright (C) 2013 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org>
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in
* the documentation and/or other materials provided with the
* distribution.
* 3. Neither the name NuttX nor the names of its contributors may be
* used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
************************************************************************************/
#ifndef __ARCH_ARM_SRC_KL_KL_UART_H
#define __ARCH_ARM_SRC_KL_KL_UART_H
/************************************************************************************
* Included Files
************************************************************************************/
#include <nuttx/config.h>
#include "kl_memorymap.h"
/************************************************************************************
* Pre-processor Definitions
************************************************************************************/
/* Register Offsets *****************************************************************/
#define KL_UART_BDH_OFFSET 0x0000 /* UART Baud Rate Register High */
#define KL_UART_BDL_OFFSET 0x0001 /* UART Baud Rate Register Low */
#define KL_UART_C1_OFFSET 0x0002 /* UART Control Register 1 */
#define KL_UART_C2_OFFSET 0x0003 /* UART Control Register 2 */
#define KL_UART_S1_OFFSET 0x0004 /* UART Status Register 1 */
#define KL_UART_S2_OFFSET 0x0005 /* UART Status Register 2 */
#define KL_UART_C3_OFFSET 0x0006 /* UART Control Register 3 */
#define KL_UART_D_OFFSET 0x0007 /* UART Data Register */
#define KL_UART_MA1_OFFSET 0x0008 /* UART Match Address Registers 1 */
#define KL_UART_MA2_OFFSET 0x0009 /* UART Match Address Registers 2 */
#define KL_UART_C4_OFFSET 0x000a /* UART Control Register 4 */
#define KL_UART_C5_OFFSET 0x000b /* UART Control Register 5 */
#define KL_UART_ED_OFFSET 0x000c /* UART Extended Data Register */
#define KL_UART_MODEM_OFFSET 0x000d /* UART Modem Register */
#define KL_UART_IR_OFFSET 0x000e /* UART Infrared Register */
#define KL_UART_PFIFO_OFFSET 0x0010 /* UART FIFO Parameters */
#define KL_UART_CFIFO_OFFSET 0x0011 /* UART FIFO Control Register */
#define KL_UART_SFIFO_OFFSET 0x0012 /* UART FIFO Status Register */
#define KL_UART_TWFIFO_OFFSET 0x0013 /* UART FIFO Transmit Watermark */
#define KL_UART_TCFIFO_OFFSET 0x0014 /* UART FIFO Transmit Count */
#define KL_UART_RWFIFO_OFFSET 0x0015 /* UART FIFO Receive Watermark */
#define KL_UART_RCFIFO_OFFSET 0x0016 /* UART FIFO Receive Count */
#define KL_UART_C7816_OFFSET 0x0017 /* UART 7816 Control Register */
#define KL_UART_IE7816_OFFSET 0x0018 /* UART 7816 Interrupt Enable Register */
#define KL_UART_IS7816_OFFSET 0x0019 /* UART 7816 Interrupt Status Register */
#define KL_UART_WP7816T0_OFFSET 0x001a /* UART 7816 Wait Parameter Register */
#define KL_UART_WP7816T1_OFFSET 0x001b /* UART 7816 Wait Parameter Register */
#define KL_UART_WN7816_OFFSET 0x001c /* UART 7816 Wait N Register */
#define KL_UART_WF7816_OFFSET 0x001d /* UART 7816 Wait FD Register */
#define KL_UART_ET7816_OFFSET 0x001e /* UART 7816 Error Threshold Register */
#define KL_UART_TL7816_OFFSET 0x001f /* UART 7816 Transmit Length Register */
/* Register Addresses ***************************************************************/
#if (KL_NISO7816+KL_NUART) > 0
# define KL_UART0_BDH (KL_UART0_BASE+KL_UART_BDH_OFFSET)
# define KL_UART0_BDL (KL_UART0_BASE+KL_UART_BDL_OFFSET)
# define KL_UART0_C1 (KL_UART0_BASE+KL_UART_C1_OFFSET)
# define KL_UART0_C2 (KL_UART0_BASE+KL_UART_C2_OFFSET)
# define KL_UART0_S1 (KL_UART0_BASE+KL_UART_S1_OFFSET)
# define KL_UART0_S2 (KL_UART0_BASE+KL_UART_S2_OFFSET)
# define KL_UART0_C3 (KL_UART0_BASE+KL_UART_C3_OFFSET)
# define KL_UART0_D (KL_UART0_BASE+KL_UART_D_OFFSET)
# define KL_UART0_MA1 (KL_UART0_BASE+KL_UART_MA1_OFFSET)
# define KL_UART0_MA2 (KL_UART0_BASE+KL_UART_MA2_OFFSET)
# define KL_UART0_C4 (KL_UART0_BASE+KL_UART_C4_OFFSET)
# define KL_UART0_C5 (KL_UART0_BASE+KL_UART_C5_OFFSET)
# define KL_UART0_ED (KL_UART0_BASE+KL_UART_ED_OFFSET)
# define KL_UART0_MODEM (KL_UART0_BASE+KL_UART_MODEM_OFFSET)
# define KL_UART0_IR (KL_UART0_BASE+KL_UART_IR_OFFSET)
# define KL_UART0_PFIFO (KL_UART0_BASE+KL_UART_PFIFO_OFFSET)
# define KL_UART0_CFIFO (KL_UART0_BASE+KL_UART_CFIFO_OFFSET)
# define KL_UART0_SFIFO (KL_UART0_BASE+KL_UART_SFIFO_OFFSET)
# define KL_UART0_TWFIFO (KL_UART0_BASE+KL_UART_TWFIFO_OFFSET)
# define KL_UART0_TCFIFO (KL_UART0_BASE+KL_UART_TCFIFO_OFFSET)
# define KL_UART0_RWFIFO (KL_UART0_BASE+KL_UART_RWFIFO_OFFSET)
# define KL_UART0_RCFIFO (KL_UART0_BASE+KL_UART_RCFIFO_OFFSET)
# define KL_UART0_C7816 (KL_UART0_BASE+KL_UART_C7816_OFFSET)
# define KL_UART0_IE7816 (KL_UART0_BASE+KL_UART_IE7816_OFFSET)
# define KL_UART0_IS7816 (KL_UART0_BASE+KL_UART_IS7816_OFFSET)
# define KL_UART0_WP7816T0 (KL_UART0_BASE+KL_UART_WP7816T0_OFFSET)
# define KL_UART0_WP7816T1 (KL_UART0_BASE+KL_UART_WP7816T1_OFFSET)
# define KL_UART0_WN7816 (KL_UART0_BASE+KL_UART_WN7816_OFFSET)
# define KL_UART0_WF7816 (KL_UART0_BASE+KL_UART_WF7816_OFFSET)
# define KL_UART0_ET7816 (KL_UART0_BASE+KL_UART_ET7816_OFFSET)
# define KL_UART0_TL7816 (KL_UART0_BASE+KL_UART_TL7816_OFFSET)
#endif
#if (KL_NISO7816+KL_NUART) > 1
# define KL_UART1_BDH (KL_UART1_BASE+KL_UART_BDH_OFFSET)
# define KL_UART1_BDL (KL_UART1_BASE+KL_UART_BDL_OFFSET)
# define KL_UART1_C1 (KL_UART1_BASE+KL_UART_C1_OFFSET)
# define KL_UART1_C2 (KL_UART1_BASE+KL_UART_C2_OFFSET)
# define KL_UART1_S1 (KL_UART1_BASE+KL_UART_S1_OFFSET)
# define KL_UART1_S2 (KL_UART1_BASE+KL_UART_S2_OFFSET)
# define KL_UART1_C3 (KL_UART1_BASE+KL_UART_C3_OFFSET)
# define KL_UART1_D (KL_UART1_BASE+KL_UART_D_OFFSET)
# define KL_UART1_MA1 (KL_UART1_BASE+KL_UART_MA1_OFFSET)
# define KL_UART1_MA2 (KL_UART1_BASE+KL_UART_MA2_OFFSET)
# define KL_UART1_C4 (KL_UART1_BASE+KL_UART_C4_OFFSET)
# define KL_UART1_C5 (KL_UART1_BASE+KL_UART_C5_OFFSET)
# define KL_UART1_ED (KL_UART1_BASE+KL_UART_ED_OFFSET)
# define KL_UART1_MODEM (KL_UART1_BASE+KL_UART_MODEM_OFFSET)
# define KL_UART1_IR (KL_UART1_BASE+KL_UART_IR_OFFSET)
# define KL_UART1_PFIFO (KL_UART1_BASE+KL_UART_PFIFO_OFFSET)
# define KL_UART1_CFIFO (KL_UART1_BASE+KL_UART_CFIFO_OFFSET)
# define KL_UART1_SFIFO (KL_UART1_BASE+KL_UART_SFIFO_OFFSET)
# define KL_UART1_TWFIFO (KL_UART1_BASE+KL_UART_TWFIFO_OFFSET)
# define KL_UART1_TCFIFO (KL_UART1_BASE+KL_UART_TCFIFO_OFFSET)
# define KL_UART1_RWFIFO (KL_UART1_BASE+KL_UART_RWFIFO_OFFSET)
# define KL_UART1_RCFIFO (KL_UART1_BASE+KL_UART_RCFIFO_OFFSET)
# define KL_UART1_C7816 (KL_UART1_BASE+KL_UART_C7816_OFFSET)
# define KL_UART1_IE7816 (KL_UART1_BASE+KL_UART_IE7816_OFFSET)
# define KL_UART1_IS7816 (KL_UART1_BASE+KL_UART_IS7816_OFFSET)
# define KL_UART1_WP7816T0 (KL_UART1_BASE+KL_UART_WP7816T0_OFFSET)
# define KL_UART1_WP7816T1 (KL_UART1_BASE+KL_UART_WP7816T1_OFFSET)
# define KL_UART1_WN7816 (KL_UART1_BASE+KL_UART_WN7816_OFFSET)
# define KL_UART1_WF7816 (KL_UART1_BASE+KL_UART_WF7816_OFFSET)
# define KL_UART1_ET7816 (KL_UART1_BASE+KL_UART_ET7816_OFFSET)
# define KL_UART1_TL7816 (KL_UART1_BASE+KL_UART_TL7816_OFFSET)
#endif
#if (KL_NISO7816+KL_NUART) > 2
# define KL_UART2_BDH (KL_UART2_BASE+KL_UART_BDH_OFFSET)
# define KL_UART2_BDL (KL_UART2_BASE+KL_UART_BDL_OFFSET)
# define KL_UART2_C1 (KL_UART2_BASE+KL_UART_C1_OFFSET)
# define KL_UART2_C2 (KL_UART2_BASE+KL_UART_C2_OFFSET)
# define KL_UART2_S1 (KL_UART2_BASE+KL_UART_S1_OFFSET)
# define KL_UART2_S2 (KL_UART2_BASE+KL_UART_S2_OFFSET)
# define KL_UART2_C3 (KL_UART2_BASE+KL_UART_C3_OFFSET)
# define KL_UART2_D (KL_UART2_BASE+KL_UART_D_OFFSET)
# define KL_UART2_MA1 (KL_UART2_BASE+KL_UART_MA1_OFFSET)
# define KL_UART2_MA2 (KL_UART2_BASE+KL_UART_MA2_OFFSET)
# define KL_UART2_C4 (KL_UART2_BASE+KL_UART_C4_OFFSET)
# define KL_UART2_C5 (KL_UART2_BASE+KL_UART_C5_OFFSET)
# define KL_UART2_ED (KL_UART2_BASE+KL_UART_ED_OFFSET)
# define KL_UART2_MODEM (KL_UART2_BASE+KL_UART_MODEM_OFFSET)
# define KL_UART2_IR (KL_UART2_BASE+KL_UART_IR_OFFSET)
# define KL_UART2_PFIFO (KL_UART2_BASE+KL_UART_PFIFO_OFFSET)
# define KL_UART2_CFIFO (KL_UART2_BASE+KL_UART_CFIFO_OFFSET)
# define KL_UART2_SFIFO (KL_UART2_BASE+KL_UART_SFIFO_OFFSET)
# define KL_UART2_TWFIFO (KL_UART2_BASE+KL_UART_TWFIFO_OFFSET)
# define KL_UART2_TCFIFO (KL_UART2_BASE+KL_UART_TCFIFO_OFFSET)
# define KL_UART2_RWFIFO (KL_UART2_BASE+KL_UART_RWFIFO_OFFSET)
# define KL_UART2_RCFIFO (KL_UART2_BASE+KL_UART_RCFIFO_OFFSET)
# define KL_UART2_C7816 (KL_UART2_BASE+KL_UART_C7816_OFFSET)
# define KL_UART2_IE7816 (KL_UART2_BASE+KL_UART_IE7816_OFFSET)
# define KL_UART2_IS7816 (KL_UART2_BASE+KL_UART_IS7816_OFFSET)
# define KL_UART2_WP7816T0 (KL_UART2_BASE+KL_UART_WP7816T0_OFFSET)
# define KL_UART2_WP7816T1 (KL_UART2_BASE+KL_UART_WP7816T1_OFFSET)
# define KL_UART2_WN7816 (KL_UART2_BASE+KL_UART_WN7816_OFFSET)
# define KL_UART2_WF7816 (KL_UART2_BASE+KL_UART_WF7816_OFFSET)
# define KL_UART2_ET7816 (KL_UART2_BASE+KL_UART_ET7816_OFFSET)
# define KL_UART2_TL7816 (KL_UART2_BASE+KL_UART_TL7816_OFFSET)
#endif
#if (KL_NISO7816+KL_NUART) > 3
# define KL_UART3_BDH (KL_UART3_BASE+KL_UART_BDH_OFFSET)
# define KL_UART3_BDL (KL_UART3_BASE+KL_UART_BDL_OFFSET)
# define KL_UART3_C1 (KL_UART3_BASE+KL_UART_C1_OFFSET)
# define KL_UART3_C2 (KL_UART3_BASE+KL_UART_C2_OFFSET)
# define KL_UART3_S1 (KL_UART3_BASE+KL_UART_S1_OFFSET)
# define KL_UART3_S2 (KL_UART3_BASE+KL_UART_S2_OFFSET)
# define KL_UART3_C3 (KL_UART3_BASE+KL_UART_C3_OFFSET)
# define KL_UART3_D (KL_UART3_BASE+KL_UART_D_OFFSET)
# define KL_UART3_MA1 (KL_UART3_BASE+KL_UART_MA1_OFFSET)
# define KL_UART3_MA2 (KL_UART3_BASE+KL_UART_MA2_OFFSET)
# define KL_UART3_C4 (KL_UART3_BASE+KL_UART_C4_OFFSET)
# define KL_UART3_C5 (KL_UART3_BASE+KL_UART_C5_OFFSET)
# define KL_UART3_ED (KL_UART3_BASE+KL_UART_ED_OFFSET)
# define KL_UART3_MODEM (KL_UART3_BASE+KL_UART_MODEM_OFFSET)
# define KL_UART3_IR (KL_UART3_BASE+KL_UART_IR_OFFSET)
# define KL_UART3_PFIFO (KL_UART3_BASE+KL_UART_PFIFO_OFFSET)
# define KL_UART3_CFIFO (KL_UART3_BASE+KL_UART_CFIFO_OFFSET)
# define KL_UART3_SFIFO (KL_UART3_BASE+KL_UART_SFIFO_OFFSET)
# define KL_UART3_TWFIFO (KL_UART3_BASE+KL_UART_TWFIFO_OFFSET)
# define KL_UART3_TCFIFO (KL_UART3_BASE+KL_UART_TCFIFO_OFFSET)
# define KL_UART3_RWFIFO (KL_UART3_BASE+KL_UART_RWFIFO_OFFSET)
# define KL_UART3_RCFIFO (KL_UART3_BASE+KL_UART_RCFIFO_OFFSET)
# define KL_UART3_C7816 (KL_UART3_BASE+KL_UART_C7816_OFFSET)
# define KL_UART3_IE7816 (KL_UART3_BASE+KL_UART_IE7816_OFFSET)
# define KL_UART3_IS7816 (KL_UART3_BASE+KL_UART_IS7816_OFFSET)
# define KL_UART3_WP7816T0 (KL_UART3_BASE+KL_UART_WP7816T0_OFFSET)
# define KL_UART3_WP7816T1 (KL_UART3_BASE+KL_UART_WP7816T1_OFFSET)
# define KL_UART3_WN7816 (KL_UART3_BASE+KL_UART_WN7816_OFFSET)
# define KL_UART3_WF7816 (KL_UART3_BASE+KL_UART_WF7816_OFFSET)
# define KL_UART3_ET7816 (KL_UART3_BASE+KL_UART_ET7816_OFFSET)
# define KL_UART3_TL7816 (KL_UART3_BASE+KL_UART_TL7816_OFFSET)
#endif
#if (KL_NISO7816+KL_NUART) > 4
# define KL_UART4_BDH (KL_UART4_BASE+KL_UART_BDH_OFFSET)
# define KL_UART4_BDL (KL_UART4_BASE+KL_UART_BDL_OFFSET)
# define KL_UART4_C1 (KL_UART4_BASE+KL_UART_C1_OFFSET)
# define KL_UART4_C2 (KL_UART4_BASE+KL_UART_C2_OFFSET)
# define KL_UART4_S1 (KL_UART4_BASE+KL_UART_S1_OFFSET)
# define KL_UART4_S2 (KL_UART4_BASE+KL_UART_S2_OFFSET)
# define KL_UART4_C3 (KL_UART4_BASE+KL_UART_C3_OFFSET)
# define KL_UART4_D (KL_UART4_BASE+KL_UART_D_OFFSET)
# define KL_UART4_MA1 (KL_UART4_BASE+KL_UART_MA1_OFFSET)
# define KL_UART4_MA2 (KL_UART4_BASE+KL_UART_MA2_OFFSET)
# define KL_UART4_C4 (KL_UART4_BASE+KL_UART_C4_OFFSET)
# define KL_UART4_C5 (KL_UART4_BASE+KL_UART_C5_OFFSET)
# define KL_UART4_ED (KL_UART4_BASE+KL_UART_ED_OFFSET)
# define KL_UART4_MODEM (KL_UART4_BASE+KL_UART_MODEM_OFFSET)
# define KL_UART4_IR (KL_UART4_BASE+KL_UART_IR_OFFSET)
# define KL_UART4_PFIFO (KL_UART4_BASE+KL_UART_PFIFO_OFFSET)
# define KL_UART4_CFIFO (KL_UART4_BASE+KL_UART_CFIFO_OFFSET)
# define KL_UART4_SFIFO (KL_UART4_BASE+KL_UART_SFIFO_OFFSET)
# define KL_UART4_TWFIFO (KL_UART4_BASE+KL_UART_TWFIFO_OFFSET)
# define KL_UART4_TCFIFO (KL_UART4_BASE+KL_UART_TCFIFO_OFFSET)
# define KL_UART4_RWFIFO (KL_UART4_BASE+KL_UART_RWFIFO_OFFSET)
# define KL_UART4_RCFIFO (KL_UART4_BASE+KL_UART_RCFIFO_OFFSET)
# define KL_UART4_C7816 (KL_UART4_BASE+KL_UART_C7816_OFFSET)
# define KL_UART4_IE7816 (KL_UART4_BASE+KL_UART_IE7816_OFFSET)
# define KL_UART4_IS7816 (KL_UART4_BASE+KL_UART_IS7816_OFFSET)
# define KL_UART4_WP7816T0 (KL_UART4_BASE+KL_UART_WP7816T0_OFFSET)
# define KL_UART4_WP7816T1 (KL_UART4_BASE+KL_UART_WP7816T1_OFFSET)
# define KL_UART4_WN7816 (KL_UART4_BASE+KL_UART_WN7816_OFFSET)
# define KL_UART4_WF7816 (KL_UART4_BASE+KL_UART_WF7816_OFFSET)
# define KL_UART4_ET7816 (KL_UART4_BASE+KL_UART_ET7816_OFFSET)
# define KL_UART4_TL7816 (KL_UART4_BASE+KL_UART_TL7816_OFFSET)
#endif
#if (KL_NISO7816+KL_NUART) > 5
# define KL_UART5_BDH (KL_UART5_BASE+KL_UART_BDH_OFFSET)
# define KL_UART5_BDL (KL_UART5_BASE+KL_UART_BDL_OFFSET)
# define KL_UART5_C1 (KL_UART5_BASE+KL_UART_C1_OFFSET)
# define KL_UART5_C2 (KL_UART5_BASE+KL_UART_C2_OFFSET)
# define KL_UART5_S1 (KL_UART5_BASE+KL_UART_S1_OFFSET)
# define KL_UART5_S2 (KL_UART5_BASE+KL_UART_S2_OFFSET)
# define KL_UART5_C3 (KL_UART5_BASE+KL_UART_C3_OFFSET)
# define KL_UART5_D (KL_UART5_BASE+KL_UART_D_OFFSET)
# define KL_UART5_MA1 (KL_UART5_BASE+KL_UART_MA1_OFFSET)
# define KL_UART5_MA2 (KL_UART5_BASE+KL_UART_MA2_OFFSET)
# define KL_UART5_C4 (KL_UART5_BASE+KL_UART_C4_OFFSET)
# define KL_UART5_C5 (KL_UART5_BASE+KL_UART_C5_OFFSET)
# define KL_UART5_ED (KL_UART5_BASE+KL_UART_ED_OFFSET)
# define KL_UART5_MODEM (KL_UART5_BASE+KL_UART_MODEM_OFFSET)
# define KL_UART5_IR (KL_UART5_BASE+KL_UART_IR_OFFSET)
# define KL_UART5_PFIFO (KL_UART5_BASE+KL_UART_PFIFO_OFFSET)
# define KL_UART5_CFIFO (KL_UART5_BASE+KL_UART_CFIFO_OFFSET)
# define KL_UART5_SFIFO (KL_UART5_BASE+KL_UART_SFIFO_OFFSET)
# define KL_UART5_TWFIFO (KL_UART5_BASE+KL_UART_TWFIFO_OFFSET)
# define KL_UART5_TCFIFO (KL_UART5_BASE+KL_UART_TCFIFO_OFFSET)
# define KL_UART5_RWFIFO (KL_UART5_BASE+KL_UART_RWFIFO_OFFSET)
# define KL_UART5_RCFIFO (KL_UART5_BASE+KL_UART_RCFIFO_OFFSET)
# define KL_UART5_C7816 (KL_UART5_BASE+KL_UART_C7816_OFFSET)
# define KL_UART5_IE7816 (KL_UART5_BASE+KL_UART_IE7816_OFFSET)
# define KL_UART5_IS7816 (KL_UART5_BASE+KL_UART_IS7816_OFFSET)
# define KL_UART5_WP7816T0 (KL_UART5_BASE+KL_UART_WP7816T0_OFFSET)
# define KL_UART5_WP7816T1 (KL_UART5_BASE+KL_UART_WP7816T1_OFFSET)
# define KL_UART5_WN7816 (KL_UART5_BASE+KL_UART_WN7816_OFFSET)
# define KL_UART5_WF7816 (KL_UART5_BASE+KL_UART_WF7816_OFFSET)
# define KL_UART5_ET7816 (KL_UART5_BASE+KL_UART_ET7816_OFFSET)
# define KL_UART5_TL7816 (KL_UART5_BASE+KL_UART_TL7816_OFFSET)
#endif
/* Register Bit Definitions *********************************************************/
/* UART Baud Rate Register High */
#define UART_BDH_SBR_SHIFT (0) /* Bits 0-4: MS Bits 8-13 of the UART Baud Rate Bits */
#define UART_BDH_SBR_MASK (31 << UART_BDH_SBR_SHIFT)
/* Bit 5: Reserved */
#define UART_BDH_RXEDGIE (1 << 6) /* Bit 6: RxD Input Active Edge Interrupt Enable */
#define UART_BDH_LBKDIE (1 << 7) /* Bit 7: LIN Break Detect Interrupt Enable */
/* BDH Bit Fields */
#define UARTLP_BDH_SBR_MASK 0x1Fu
#define UARTLP_BDH_SBR_SHIFT 0
#define UARTLP_BDH_SBR(x) (((uint8_t)(((uint8_t)(x))<<UARTLP_BDH_SBR_SHIFT))&UARTLP_BDH_SBR_MASK)
/* BDL Bit Fields */
#define UARTLP_BDL_SBR_MASK 0xFFu
#define UARTLP_BDL_SBR_SHIFT 0
#define UARTLP_BDL_SBR(x) (((uint8_t)(((uint8_t)(x))<<UARTLP_BDL_SBR_SHIFT))&UARTLP_BDL_SBR_MASK)
/* UART Baud Rate Register Low. Bits 0-7 of the UART baud rate bits. */
/* UART Control Register 1 */
#define UART_C1_PT (1 << 0) /* Bit 0: Parity Type */
#define UART_C1_PE (1 << 1) /* Bit 1: Parity Enable */
#define UART_C1_ILT (1 << 2) /* Bit 2: Idle Line Type Select */
#define UART_C1_WAKE (1 << 3) /* Bit 3: Receiver Wakeup Method Select */
#define UART_C1_M (1 << 4) /* Bit 4: 9-bit or 8-bit Mode Select */
#define UART_C1_RSRC (1 << 5) /* Bit 5: Receiver Source Select */
#define UART_C1_UARTSWAI (1 << 6) /* Bit 6: UART Stops in Wait Mode */
#define UART_C1_LOOPS (1 << 7) /* Bit 7: Loop Mode Select */
/* UART Control Register 2 */
#define UART_C2_SBK (1 << 0) /* Bit 0: Send Break */
#define UART_C2_RWU (1 << 1) /* Bit 1: Receiver Wakeup Control */
#define UART_C2_RE (1 << 2) /* Bit 2: Receiver Enable */
#define UART_C2_TE (1 << 3) /* Bit 3: Transmitter Enable */
#define UART_C2_ILIE (1 << 4) /* Bit 4: Idle Line Interruptor Enable */
#define UART_C2_RIE (1 << 5) /* Bit 5: Receiver Full Interrupt or DMA Transfer Enable */
#define UART_C2_TCIE (1 << 6) /* Bit 6: Transmission Complete Interrupt Enable */
#define UART_C2_TIE (1 << 7) /* Bit 7: Transmitter Interrupt or DMA Transfer Enable */
#define UART_C2_ALLINTS (0xf0)
/* UART Status Register 1 */
#define UART_S1_PF (1 << 0) /* Bit 0: Parity Error Flag */
#define UART_S1_FE (1 << 1) /* Bit 1: Framing Error Flag */
#define UART_S1_NF (1 << 2) /* Bit 2: Noise Flag */
#define UART_S1_OR (1 << 3) /* Bit 3: Receiver Overrun Flag */
#define UART_S1_IDLE (1 << 4) /* Bit 4: Idle Line Flag */
#define UART_S1_RDRF (1 << 5) /* Bit 5: Receive Data Register Full Flag */
#define UART_S1_TC (1 << 6) /* Bit 6: Transmit Complete Flag */
#define UART_S1_TDRE (1 << 7) /* Bit 7: Transmit Data Register Empty Flag */
/* UART Status Register 2 */
#define UART_S2_RAF (1 << 0) /* Bit 0: Receiver Active Flag */
#define UART_S2_LBKDE (1 << 1) /* Bit 1: LIN Break Detection Enable */
#define UART_S2_BRK13 (1 << 2) /* Bit 2: Break Transmit Character Length */
#define UART_S2_RWUID (1 << 3) /* Bit 3: Receive Wakeup Idle Detect */
#define UART_S2_RXINV (1 << 4) /* Bit 4: Receive Data Inversion */
#define UART_S2_MSBF (1 << 5) /* Bit 5: Most Significant Bit First */
#define UART_S2_RXEDGIF (1 << 6) /* Bit 6: RxD Pin Active Edge Interrupt Flag */
#define UART_S2_LBKDIF (1 << 7) /* Bit 7: LIN Break Detect Interrupt Flag */
/* UART Control Register 3 */
#define UART_C3_PEIE (1 << 0) /* Bit 0: Parity Error Interrupt Enable */
#define UART_C3_FEIE (1 << 1) /* Bit 1: Framing Error Interrupt Enable */
#define UART_C3_NEIE (1 << 2) /* Bit 2: Noise Error Interrupt Enable */
#define UART_C3_ORIE (1 << 3) /* Bit 3: Overrun Error Interrupt Enable */
#define UART_C3_TXINV (1 << 4) /* Bit 4: Transmit Data Inversion */
#define UART_C3_TXDIR (1 << 5) /* Bit 5: Transmitter Pin Data Direction in Single-Wire mode */
#define UART_C3_T8 (1 << 6) /* Bit 6: Transmit Bit 8 */
#define UART_C3_R8 (1 << 7) /* Bit 7: Received Bit 8 */
/* UART Data Register: 8-bit data register. */
/* UART Match Address Registers 1 & 2: 8-bit address registers */
/* UART Control Register 4 */
#define UART_C4_BRFA_SHIFT (0) /* Bits 0-4: Baud Rate Fine Adjust */
#define UART_C4_BRFA_MASK (31 << UART_C4_BRFA_SHIFT)
#define UART_C4_M10 (1 << 5) /* Bit 5: 10-bit Mode select */
#define UART_C4_MAEN2 (1 << 6) /* Bit 6: Match Address Mode Enable 2 */
#define UART_C4_MAEN1 (1 << 7) /* Bit 7: Match Address Mode Enable 1 */
/* UART Control Register 5 */
/* Bit 0-4: Reserved */
#define UART_C5_RDMAS (1 << 5) /* Bit 5: Receiver Full DMA Select */
/* Bit 6: Reserved */
#define UART_C5_TDMAS (1 << 7) /* Bit 7: Transmitter DMA Select */
/* UART Extended Data Register */
/* Bit 0-5: Reserved */
#define UART_ED_PARITYE (1 << 6) /* Bit 6: The current received dataword contained
* in D and C3[R8] was received with a parity error */
#define UART_ED_NOISY (1 << 7) /* Bit 7: The current received dataword contained
* in D and C3[R8] was received with noise */
/* UART Modem Register */
#define UART_MODEM_TXCTSE (1 << 0) /* Bit 0: Transmitter clear-to-send enable */
#define UART_MODEM_TXRTSE (1 << 1) /* Bit 1: Transmitter request-to-send enable */
#define UART_MODEM_TXRTSPOL (1 << 2) /* Bit 2: Transmitter request-to-send polarity */
#define UART_MODEM_RXRTSE (1 << 3) /* Bit 3: Receiver request-to-send enable */
/* Bits 4-7: Reserved */
/* UART Infrared Register */
#define UART_IR_TNP_SHIFT (0) /* Bits 0-1: Transmitter narrow pulse */
#define UART_IR_TNP_MASK (3 << UART_IR_TNP_SHIFT)
# define UART_IR_TNP_316THS (0 << UART_IR_TNP_SHIFT) /* 3/16 */
# define UART_IR_TNP_16TH (1 << UART_IR_TNP_SHIFT) /* 1/16 */
# define UART_IR_TNP_32ND (2 << UART_IR_TNP_SHIFT) /* 1/32 */
# define UART_IR_TNP_4TH (3 << UART_IR_TNP_SHIFT) /* 1/4 */
#define UART_IR_IREN (1 << 2) /* Bit 2: Infrared enable */
/* Bits 3-7: Reserved */
/* UART FIFO Parameters */
#define UART_PFIFO_RXFIFOSIZE_SHIFT (0) /* Bits 0-2: Receive FIFO. Buffer Depth */
#define UART_PFIFO_RXFIFOSIZE_MASK (7 << UART_PFIFO_RXFIFOSIZE_SHIFT)
# define UART_PFIFO_RXFIFOSIZE_1 (0 << UART_PFIFO_RXFIFOSIZE_SHIFT) /* 1 */
# define UART_PFIFO_RXFIFOSIZE_4 (1 << UART_PFIFO_RXFIFOSIZE_SHIFT) /* 4 */
# define UART_PFIFO_RXFIFOSIZE_8 (2 << UART_PFIFO_RXFIFOSIZE_SHIFT) /* 8 */
# define UART_PFIFO_RXFIFOSIZE_16 (3 << UART_PFIFO_RXFIFOSIZE_SHIFT) /* 16 */
# define UART_PFIFO_RXFIFOSIZE_32 (4 << UART_PFIFO_RXFIFOSIZE_SHIFT) /* 32 */
# define UART_PFIFO_RXFIFOSIZE_64 (5 << UART_PFIFO_RXFIFOSIZE_SHIFT) /* 64 */
# define UART_PFIFO_RXFIFOSIZE_128 (6 << UART_PFIFO_RXFIFOSIZE_SHIFT) /* 128 */
#define UART_PFIFO_RXFE (1 << 3) /* Bit 3: Receive FIFO Enable */
#define UART_PFIFO_TXFIFOSIZE_SHIFT (4) /* Bits 4-6: Transmit FIFO. Buffer Depth */
#define UART_PFIFO_TXFIFOSIZE_MASK (7 << UART_PFIFO_TXFIFOSIZE_SHIFT)
# define UART_PFIFO_TXFIFOSIZE_1 (0 << UART_PFIFO_TXFIFOSIZE_SHIFT) /* 1 */
# define UART_PFIFO_TXFIFOSIZE_4 (1 << UART_PFIFO_TXFIFOSIZE_SHIFT) /* 4 */
# define UART_PFIFO_TXFIFOSIZE_8 (2 << UART_PFIFO_TXFIFOSIZE_SHIFT) /* 8 */
# define UART_PFIFO_TXFIFOSIZE_16 (3 << UART_PFIFO_TXFIFOSIZE_SHIFT) /* 16 */
# define UART_PFIFO_TXFIFOSIZE_32 (4 << UART_PFIFO_TXFIFOSIZE_SHIFT) /* 32 */
# define UART_PFIFO_TXFIFOSIZE_64 (5 << UART_PFIFO_TXFIFOSIZE_SHIFT) /* 64 */
# define UART_PFIFO_TXFIFOSIZE_128 (6 << UART_PFIFO_TXFIFOSIZE_SHIFT) /* 128 */
#define UART_PFIFO_TXFE (1 << 7) /* Bit 7: Transmit FIFO Enable */
/* UART FIFO Control Register */
#define UART_CFIFO_RXUFE (1 << 0) /* Bit 0: Receive FIFO Underflow Interrupt Enable */
#define UART_CFIFO_TXOFE (1 << 1) /* Bit 1: Transmit FIFO Overflow Interrupt Enable */
/* Bits 2-5: Reserved */
#define UART_CFIFO_RXFLUSH (1 << 6) /* Bit 6: Receive FIFO/Buffer Flush */
#define UART_CFIFO_TXFLUSH (1 << 7) /* Bit 7: Transmit FIFO/Buffer Flush */
/* UART FIFO Status Register */
#define UART_SFIFO_RXUF (1 << 0) /* Bit 0: Receiver Buffer Underflow Flag */
#define UART_SFIFO_TXOF (1 << 1) /* Bit 1: Transmitter Buffer Overflow Flag */
/* Bits 2-5: Reserved */
#define UART_SFIFO_RXEMPT (1 << 6) /* Bit 6: Receive Buffer/FIFO Empty */
#define UART_SFIFO_TXEMPT (1 << 7) /* Bit 7: Transmit Buffer/FIFO Empty */
/* UART FIFO Transmit Watermark. 8-bit watermark value. */
/* UART FIFO Transmit Count. 8-bit count value */
/* UART FIFO Receive Watermark. 8-bit watermark value. */
/* UART FIFO Receive Count. 8-bit count value */
/* UART 7816 Control Register */
#define UART_C7816_ISO7816E (1 << 0) /* Bit 0: ISO-7816 Functionality Enabled */
#define UART_C7816_TTYPE (1 << 1) /* Bit 1: Transfer Type */
#define UART_C7816_INIT (1 << 2) /* Bit 2: Detect Initial Character */
#define UART_C7816_ANACK (1 << 3) /* Bit 3: Generate NACK on Error */
#define UART_C7816_ONACK (1 << 4) /* Bit 4: Generate NACK on Overflow */
/* Bits 5-7: Reserved */
/* UART 7816 Interrupt Enable Register */
#define UART_IE7816_RXTE (1 << 0) /* Bit 0: Receive Threshold Exceeded Interrupt Enable */
#define UART_IE7816_TXTE (1 << 1) /* Bit 1: Transmit Threshold Exceeded Interrupt Enable */
#define UART_IE7816_GTVE (1 << 2) /* Bit 2: Guard Timer Violated Interrupt Enable */
/* Bit 3: Reserved */
#define UART_IE7816_INITDE (1 << 4) /* Bit 4: Initial Character Detected Interrupt Enable */
#define UART_IE7816_BWTE (1 << 5) /* Bit 5: Block Wait Timer Interrupt Enable */
#define UART_IE7816_CWTE (1 << 6) /* Bit 6: Character Wait Timer Interrupt Enable */
#define UART_IE7816_WTE (1 << 7) /* Bit 7: Wait Timer Interrupt Enable */
/* UART 7816 Interrupt Status Register */
#define UART_IS7816_RXT (1 << 0) /* Bit 0: Receive Threshold Exceeded Interrupt */
#define UART_IS7816_TXT (1 << 1) /* Bit 1: Transmit Threshold Exceeded Interrupt */
#define UART_IS7816_GTV (1 << 2) /* Bit 2: Guard Timer Violated Interrupt */
/* Bit 3: Reserved */
#define UART_IS7816_INITD (1 << 4) /* Bit 4: Initial Character Detected Interrupt */
#define UART_IS7816_BWT (1 << 5) /* Bit 5: Block Wait Timer Interrupt */
#define UART_IS7816_CWT (1 << 6) /* Bit 6: Character Wait Timer Interrupt */
#define UART_IS7816_WT (1 << 7) /* Bit 7: Wait Timer Interrupt */
/* UART 7816 Wait Parameter Register. 8-bit Wait Timer Interrupt value. */
/* UART 7816 Wait Parameter Register */
#define UART_WP7816T1_BWI_SHIFT (0) /* Bit 0-3: Block Wait Time Integer(C7816[TTYPE] = 1) */
#define UART_WP7816T1_BWI_MASK (15 << UART_WP7816T1_BWI_SHIFT)
#define UART_WP7816T1_CWI_SHIFT (4) /* Bits 4-7: Character Wait Time Integer (C7816[TTYPE] = 1) */
#define UART_WP7816T1_CWI_MASK (15 << UART_WP7816T1_CWI_SHIFT)
/* UART 7816 Wait N Register. 8-bit Guard Band value. */
/* UART 7816 Wait FD Register. 8-bit FD Multiplier value. */
/* UART 7816 Error Threshold Register */
#define UART_ET7816_RXTHRESH_SHIFT (0) /* Bit 0-3: Receive NACK Threshold */
#define UART_ET7816_RXTHRESH_MASK (15 << UART_ET7816_RXTHRESHOLD_SHIFT)
#define UART_ET7816_TXTHRESH_SHIFT (4) /* Bits 4-7: Transmit NACK Threshold */
#define UART_ET7816_TXTHRESH_MASK (15 << UART_ET7816_TXTHRESHOLD_MASK)
/* UART 7816 Transmit Length Register. 8-bit Transmit Length value */
/************************************************************************************
* Public Types
************************************************************************************/
/************************************************************************************
* Public Data
************************************************************************************/
/************************************************************************************
* Public Functions
************************************************************************************/
#endif /* __ARCH_ARM_SRC_KL_KL_UART_H */
|
