1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
|
/************************************************************************************
* arch/arm/src/lpc17xx/chip/lpc17_eeprom.h
*
* Copyright (C) 2013 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org>
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in
* the documentation and/or other materials provided with the
* distribution.
* 3. Neither the name NuttX nor the names of its contributors may be
* used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
************************************************************************************/
#ifndef __ARCH_ARM_SRC_LPC17XX_CHIP_LPC17_EEPROM_H
#define __ARCH_ARM_SRC_LPC17XX_CHIP_LPC17_EEPROM_H
/************************************************************************************
* Included Files
************************************************************************************/
#include <nuttx/config.h>
#include "chip.h"
#include "chip/lpc17_memorymap.h"
/************************************************************************************
* Pre-processor Definitions
************************************************************************************/
/* Register offsets *****************************************************************/
#define LPC17_EEPROM_EECMD_OFFSET 0x0080 /* Command register */
#define LPC17_EEPROM_EEADDR_OFFSET 0x0084 /* Address register */
#define LPC17_EEPROM_EEWDATA_OFFSET 0x0088 /* Write Data register */
#define LPC17_EEPROM_EERDATA_OFFSET 0x008c /* Read Data register */
#define LPC17_EEPROM_EEWSTATE_OFFSET 0x0090 /* Wait state register */
#define LPC17_EEPROM_EECLKDIV_OFFSET 0x0094 /* Clock divider register */
#define LPC17_EEPROM_EEPWRDWN_OFFSET 0x0098 /* Power down register */
#define LPC17_EEPROM_INTSTAT_OFFSET 0x0fe0 /* Interrupt status */
#define LPC17_EEPROM_INTEN_OFFSET 0x0fe4 /* Interrupt enable */
#define LPC17_EEPROM_INTSTATCLR_OFFSET 0x0fe8 /* Interrupt status clear */
#define LPC17_EEPROM_INTENCLR_OFFSET 0x0fd8 /* Interrupt enable clear */
#define LPC17_EEPROM_INTENSET_OFFSET 0x0fdc /* Interrupt enable set */
#define LPC17_EEPROM_INTSTATSET_OFFSET 0x0fec /* Interrupt status set */
#define LPC17_EEPROM_EECMD (LPC17_EEPROM_BASE+LPC17_EEPROM_EECMD_OFFSET)
#define LPC17_EEPROM_EEADDR (LPC17_EEPROM_BASE+LPC17_EEPROM_EEADDR_OFFSET)
#define LPC17_EEPROM_EEWDATA (LPC17_EEPROM_BASE+LPC17_EEPROM_EEWDATA_OFFSET)
#define LPC17_EEPROM_EERDATA (LPC17_EEPROM_BASE+LPC17_EEPROM_EERDATA_OFFSET)
#define LPC17_EEPROM_EEWSTATE (LPC17_EEPROM_BASE+LPC17_EEPROM_EEWSTATE_OFFSET)
#define LPC17_EEPROM_EECLKDIV (LPC17_EEPROM_BASE+LPC17_EEPROM_EECLKDIV_OFFSET)
#define LPC17_EEPROM_EEPWRDWN (LPC17_EEPROM_BASE+LPC17_EEPROM_EEPWRDWN_OFFSET)
#define LPC17_EEPROM_INTSTAT (LPC17_EEPROM_BASE+LPC17_EEPROM_INTSTAT_OFFSET)
#define LPC17_EEPROM_INTEN (LPC17_EEPROM_BASE+LPC17_EEPROM_INTEN_OFFSET)
#define LPC17_EEPROM_INTSTATCLR (LPC17_EEPROM_BASE+LPC17_EEPROM_INTSTATCLR_OFFSET)
#define LPC17_EEPROM_INTENCLR (LPC17_EEPROM_BASE+LPC17_EEPROM_INTENCLR_OFFSET)
#define LPC17_EEPROM_INTENSET (LPC17_EEPROM_BASE+LPC17_EEPROM_INTENSET_OFFSET)
#define LPC17_EEPROM_INTSTATSET (LPC17_EEPROM_BASE+LPC17_EEPROM_INTSTATSET_OFFSET)
/* EECMD - EEPROM Command Register */
#define EEPROM_CMD_SHIFT (0) /* Bit 0-2: Command */
#define EEPROM_CMD_MASK (7 << EEPROM_CMD_SHIFT)
# define EECMD_READ8 (0) /* 000: 8bit read */
# define EECMD_READ16 (1) /* 001: 16bit read */
# define EECMD_READ32 (2) /* 010: 32bit read */
# define EECMD_WRITE8 (3) /* 011: 8bit write */
# define EECMD_WRITE16 (4) /* 100: 16bit write */
# define EECMD_WRITE32 (5) /* 101: 32bit write */
# define EEMCD_ERASE (6) /* 110: erase/program page */
/* 111: Reserved */
#define EEPROM_RDPREFETCH (1 << 3) /* Bit 3: Read data prefetch bit */
/* Bits 4-31: Reserved */
/* EEADDR - EEPROM Address Register */
#define EEPROM_ADDR_SHIFT (0) /* Bits 0-11: Address */
#define EEPROM_ADDR_MASK (0x7ff << EEPROM_EEADDR_ADDR_SHIFT)
/* Bits 12-31: Reserved */
/* EEPROM Read/Write Data Registers */
/* R/W registers has no bitfields, data read/write
* must conforms to the expected sizes
*/
/* EEWSTATE - EEPROM Wait State Register */
#define EEPROM_WSTATE_PHASE3_SHIFT (0) /* Bits 0-7: Wait states 3 (minus 1 encoded) */
#define EEPROM_WSTATE_PHASE3_MASK (0xff << EEWSTATE_PHASE3_SHIFT)
#define EEPROM_WSTATE_PHASE2_SHIFT (8) /* Bits 8-15: Wait states 2 (minus 1 encoded) */
#define EEPROM_WSTATE_PHASE2_MASK (0xff << EEWSTATE_PHASE2_SHIFT)
#define EEPROM_WSTATE_PHASE1_SHIFT (16) /* Bits 16-23: Wait states 1 (minus 1 encoded) */
#define EEPROM_WSTATE_PHASE1_MASK (0xff << EEWSTATE_PHASE1_SHIFT)
/* Bits 24-31: Reserved */
/* EECLKDIV - EEPROM Clock Divider Register */
#define EEPROM_CLKDIV_SHIFT (0) /* Bits 0-15: Division factor (minus 1 encoded) */
#define EEPROM_CLKDIV_MASK (0xffff << EECLKDIV_CLKDIV_SHIFT)
/* Bits 16-31: Reserved */
/* EEPWRDWN - EEPROM Power Down Register */
#define EEPROM_PWRDWN (1) /* Bit 0: Power down mode bit */
/* Bits 1-31: Reserved */
/* EEPROM Interrupt Registers ******************************************/
/* INTEN - Interrupt Enable Register */
/* Bits 0-25: Reserved */
#define EEPROM_INTEN_RW_DONE (1 << 26) /* Bit 26: Read/Write finished interrupt bit */
/* Bit 27: Reserved */
#define EEPROM_INTEN_PROG_DONE (1 << 28) /* Bit 28: Program finished interrupt bit */
/* Bits 29-31: Reserved */
/* INTENCLR - Interrupt Enable Clear Register */
/* Bits 0-25: Reserved */
#define EEPROM_INTENCLR_RWCLR_EN (1 << 26) /* Bit 26: Clear R/W interrupt enable bit */
/* Bits27: Reserved */
#define EEPROM_INTENCLR_PROG1CLR_EN (1 << 28) /* Bit 28: Clear program interrupt bit */
/* Bits 29-31: Reserved */
/* INTENSET - Interrupt Enable Set Register */
/* Bits 0-25: Reserved */
#define EEPROM_INTENSET_RWSET_EN (1 << 26) /* Bit 26: Set Read/Write finished interrupt bit */
/* Bit 27: Reserved */
#define EEPROM_INTENSET_PROG1SET_EN (1 << 28) /* Bit 28: Set program interrupt bit */
/* Bits 29-31: Reserved */
/* INTSTAT - Interrupt Status Register */
/* Bits 0-25: Reserved */
#define EEPROM_INTSTAT_RW_END (1 << 26) /* Bit 26: Read/Write done status bit */
/* Bit 27: Reserved */
#define EEPROM_INTSTAT_PROG1_END (1 << 28) /* Bit 28: Program done status bit */
/* Bits 29-31: Reserved */
/* INTSTATCLR - Interrupt Status Clear Register */
/* Bits 0-25: Reserved */
#define EEPROM_INTSTATCLR_RW_CLR (1 << 26) /* Bit 26: Set Read/Write finished interrupt bit */
/* Bit 27: Reserved */
#define EEPROM_INTSTATCLR_PROG_1CLR (1 << 28) /* Bit 28: Set program interrupt bit */
/* Bits 29-31: Reserved */
/* INTSTATSET - Interrupt Status Set Register */
/* Bits 0-25: Reserved */
#define EEPROM_INTSTATSET_RW_SET (1 << 26) /* Bit 26: Read/Write done status bit */
/* Bit 27: Reserved */
#define EEPROM_INTSTATSET_PROG1_SET (1 << 28) /* Bit 28: Program done status bit */
/* Bits 29-31: Reserved */
/************************************************************************************
* Public Types
************************************************************************************/
/************************************************************************************
* Public Data
************************************************************************************/
/************************************************************************************
* Public Functions
************************************************************************************/
#endif /* __ARCH_ARM_SRC_LPC17XX_CHIP_LPC17_EEPROM_H */
|
