summaryrefslogtreecommitdiff
path: root/nuttx/arch/arm/src/lpc17xx/chip/lpc17_wdt.h
blob: d76ff176226045e5c821f63975f5f8ed5200c2b9 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
/************************************************************************************
 * arch/arm/src/lpc17xx/chip/lpc17_wdt.h
 *
 *   Copyright (C) 2010, 2013 Gregory Nutt. All rights reserved.
 *   Author: Gregory Nutt <gnutt@nuttx.org>
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in
 *    the documentation and/or other materials provided with the
 *    distribution.
 * 3. Neither the name NuttX nor the names of its contributors may be
 *    used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *
 ************************************************************************************/

#ifndef __ARCH_ARM_SRC_LPC17XX_LPC17_WDT_H
#define __ARCH_ARM_SRC_LPC17XX_LPC17_WDT_H

/************************************************************************************
 * Included Files
 ************************************************************************************/

#include <nuttx/config.h>

#include "chip.h"
#include "chip/lpc17_memorymap.h"

/************************************************************************************
 * Pre-processor Definitions
 ************************************************************************************/

/* Register offsets *****************************************************************/

#define LPC17_WDT_MOD_OFFSET       0x0000  /* Watchdog mode register */
#define LPC17_WDT_TC_OFFSET        0x0004  /* Watchdog timer constant register */
#define LPC17_WDT_FEED_OFFSET      0x0008  /* Watchdog feed sequence register */
#define LPC17_WDT_TV_OFFSET        0x000c  /* Watchdog timer value register */

#ifdef LPC176x
#  define LPC17_WDT_CLKSEL_OFFSET  0x0010  /* Watchdog clock source selection register */
#endif

#ifdef LPC178x
#  define LPC17_WDT_WARNINT_OFFSET 0x0014  /* Watchdog warning interrupt */
#  define LPC17_WDT_WINDOW_OFFSET  0x0018  /* Watchdog window compare value */
#endif

/* Register addresses ***************************************************************/

#define LPC17_WDT_MOD              (LPC17_WDT_BASE+LPC17_WDT_MOD_OFFSET)
#define LPC17_WDT_TC               (LPC17_WDT_BASE+LPC17_WDT_TC_OFFSET)
#define LPC17_WDT_FEED             (LPC17_WDT_BASE+LPC17_WDT_FEED_OFFSET)
#define LPC17_WDT_TV               (LPC17_WDT_BASE+LPC17_WDT_TV_OFFSET)
#define LPC17_WDT_CLKSEL           (LPC17_WDT_BASE+LPC17_WDT_CLKSEL_OFFSET)

#ifdef LPC178x
#  define LPC17_WDT_WARNINT        (LPC17_WDT_BASE+LPC17_WDT_WARNINT_OFFSET)
#  define LPC17_WDT_WINDOW         (LPC17_WDT_BASE+LPC17_WDT_WINDOW_OFFSET)
#endif

/* Register bit definitions *********************************************************/

/* Watchdog mode register */

#define WDT_MOD_WDEN               (1 << 0)  /* Bit 0: Watchdog enable */
#define WDT_MOD_WDRESET            (1 << 1)  /* Bit 1: Watchdog reset enable */
#define WDT_MOD_WDTOF              (1 << 2)  /* Bit 2: Watchdog time-out */
#define WDT_MOD_WDINT              (1 << 3)  /* Bit 3: Watchdog interrupt */
#ifdef LPC178x
#  define WDT_MOD_WDPROTECT        (1 << 4)  /* Bit 4: Watchdog interrupt */
#endif
                                             /* Bits 5-31: Reserved */
/* Watchdog timer constant register */

#ifdef LPC176x
#  define WDT_TC                   (0xffffffff) /* Bits 0-31: Watchdog time-out interval */
#endif
#ifdef LPC178x
#  define WDT_TC                   (0x00ffffff) /* Bits 0-23: Watchdog time-out interval */
                                             /* Bits 24-31: Reserved */
#endif

/* Watchdog feed sequence register  */

#define WDT_FEED_MASK              (0xff)    /* Bits 0-7: Feed value should be 0xaa
                                              *           followed by 0x55 */
                                             /* Bits 14-31: Reserved */
/* Watchdog timer value register */

#ifdef LPC176x
#  define WDT_TVT                  (0xffffffff) /* Bits 0-31: Watchdog timer value */
#endif
#ifdef LPC178x
#  define WDT_TVT                  (0xffffff) /* Bits 0-23: Watchdog timer value */
                                              /* Bits 24-31: Reserved */
#endif

/* Watchdog clock source selection register */

#ifdef LPC176x
#  define WDT_CLKSEL_WDSEL_SHIFT   (0)       /* Bits 0-1: Clock source for the Watchdog timer */
#  define WDT_CLKSEL_WDSEL_MASK    (3 << WDT_CLKSEL_WDSEL_SHIFT)
#    define WDT_CLKSEL_WDSEL_INTRC (0 << WDT_CLKSEL_WDSEL_SHIFT) /* Internal RC osc */
#    define WDT_CLKSEL_WDSEL_APB   (1 << WDT_CLKSEL_WDSEL_SHIFT) /* APB peripheral clock (watchdog pclk) */
#    define WDT_CLKSEL_WDSEL_RTC   (2 << WDT_CLKSEL_WDSEL_SHIFT) /* RTC oscillator (rtc_clk) */
                                             /* Bits 2-30: Reserved */
#  define WDT_CLKSEL_WDLOCK        (1 << 31) /* Bit 31: Lock WDT register bits if set */
#endif

/* Watchdog timer warning interrupt register */

#ifdef LPC178x
# define WDT_WARNINT               (0x3ff)   /* Bits 0-9: Warning Interrupt compare value */
                                             /* Bits 10-31: Reserved */
#endif

/* Watchdog timer value register */

#ifdef LPC178x
# define WDT_WINDOW                (0xffffff) /* Bits 0-23: Watchdog window value */
                                              /* Bits 24-31: Reserved */
#endif

/************************************************************************************
 * Public Types
 ************************************************************************************/

/************************************************************************************
 * Public Data
 ************************************************************************************/

/************************************************************************************
 * Public Functions
 ************************************************************************************/

#endif /* __ARCH_ARM_SRC_LPC17XX_LPC17_WDT_H */