1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
|
/************************************************************************************
* arch/arm/src/lpc43xx/chip/lpc43_evntrtr.h
*
* Copyright (C) 2012 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org>
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in
* the documentation and/or other materials provided with the
* distribution.
* 3. Neither the name NuttX nor the names of its contributors may be
* used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
************************************************************************************/
#ifndef __ARCH_ARM_SRC_LPC43XX_CHIP_LPC43_EVNTRTR_H
#define __ARCH_ARM_SRC_LPC43XX_CHIP_LPC43_EVNTRTR_H
/************************************************************************************
* Included Files
************************************************************************************/
#include <nuttx/config.h>
/************************************************************************************
* Pre-processor Definitions
************************************************************************************/
/* Register Offsets *****************************************************************/
#define LPC43_EVNTRTR_HILO_OFFSET 0x0000 /* Level configuration register */
#define LPC43_EVNTRTR_EDGE_OFFSET 0x0004 /* Edge configuration */
#define LPC43_EVNTRTR_CLREN_OFFSET 0x0fd8 /* Clear event enable register */
#define LPC43_EVNTRTR_SETEN_OFFSET 0x0fdc /* Set event enable register */
#define LPC43_EVNTRTR_STATUS_OFFSET 0x0fe0 /* Event Status register */
#define LPC43_EVNTRTR_ENABLE_OFFSET 0x0fe4 /* Event Enable register */
#define LPC43_EVNTRTR_CLRSTAT_OFFSET 0x0fe8 /* Clear event status register */
#define LPC43_EVNTRTR_SETSTAT_OFFSET 0x0fec /* Set event status register */
/* Register Addresses ***************************************************************/
#define LPC43_EVNTRTR_HILO (LPC43_EVNTRTR_BASE+LPC43_EVNTRTR_HILO_OFFSET)
#define LPC43_EVNTRTR_EDGE (LPC43_EVNTRTR_BASE+LPC43_EVNTRTR_EDGE_OFFSET)
#define LPC43_EVNTRTR_CLREN (LPC43_EVNTRTR_BASE+LPC43_EVNTRTR_CLREN_OFFSET)
#define LPC43_EVNTRTR_SETEN (LPC43_EVNTRTR_BASE+LPC43_EVNTRTR_SETEN_OFFSET)
#define LPC43_EVNTRTR_STATUS (LPC43_EVNTRTR_BASE+LPC43_EVNTRTR_STATUS_OFFSET)
#define LPC43_EVNTRTR_ENABLE (LPC43_EVNTRTR_BASE+LPC43_EVNTRTR_ENABLE_OFFSET)
#define LPC43_EVNTRTR_CLRSTAT (LPC43_EVNTRTR_BASE+LPC43_EVNTRTR_CLRSTAT_OFFSET)
#define LPC43_EVNTRTR_SETSTAT (LPC43_EVNTRTR_BASE+LPC43_EVNTRTR_SETSTAT_OFFSET)
/* Register Bit Definitions *********************************************************/
/* Event router inputs. Bit settings common to all registers */
#define EVNTRTR_SOURCE_WAKEUP0 0 /* WAKEUP0 pin */
#define EVNTRTR_SOURCE_WAKEUP1 1 /* WAKEUP1 pin */
#define EVNTRTR_SOURCE_WAKEUP2 2 /* WAKEUP2 pin */
#define EVNTRTR_SOURCE_WAKEUP3 3 /* WAKEUP3 pin */
#define EVNTRTR_SOURCE_ATIMER 4 /* Alarm timer interrupt */
#define EVNTRTR_SOURCE_RTC 5 /* RTC interrupt and event recorder/monitor interrupt */
#define EVNTRTR_SOURCE_BOD 6 /* BOD trip level 1interrupt */
#define EVNTRTR_SOURCE_WWDT 7 /* WWDT interrupt */
#define EVNTRTR_SOURCE_ETHERNET 8 /* Ethernet wake-up packet indicator */
#define EVNTRTR_SOURCE_USB0 9 /* USB0 wake-up request signal */
#define EVNTRTR_SOURCE_USB1 10 /* USB1 AHB_NEED_CLK signal */
#define EVNTRTR_SOURCE_SDMMC 11 /* SD/MMC interrupt */
#define EVNTRTR_SOURCE_CAN 12 /* C_CAN0 | C_CAN1 interrupt */
#define EVNTRTR_SOURCE_TIM2 13 /* Combined timer output 2 (SCT output 2 | TIMER0 Ch2) */
#define EVNTRTR_SOURCE_TIM6 14 /* Combined timer output 6 (SCT output 6 | TIMER1 Ch2) */
#define EVNTRTR_SOURCE_QEI 15 /* QEI interrupt */
#define EVNTRTR_SOURCE_TIM14 16 /* Combined timer output 14 (SCT output 14 | TIMER3 Ch2) */
/* 17-18: Reserved */
#define EVNTRTR_SOURCE_RESET 19 /* Reset event */
#define EVNTRTR_WAKEUP0 (1 << EVNTRTR_SOURCE_WAKEUP0)
#define EVNTRTR_WAKEUP1 (1 << EVNTRTR_SOURCE_WAKEUP1)
#define EVNTRTR_WAKEUP2 (1 << EVNTRTR_SOURCE_WAKEUP2)
#define EVNTRTR_WAKEUP3 (1 << EVNTRTR_SOURCE_WAKEUP3)
#define EVNTRTR_ATIMER (1 << EVNTRTR_SOURCE_ATIMER)
#define EVNTRTR_RTC (1 << EVNTRTR_SOURCE_RTC)
#define EVNTRTR_BOD (1 << EVNTRTR_SOURCE_BOD)
#define EVNTRTR_WWDT (1 << EVNTRTR_SOURCE_WWDT)
#define EVNTRTR_ETH (1 << EVNTRTR_SOURCE_ETHERNET)
#define EVNTRTR_USB0 (1 << EVNTRTR_SOURCE_USB0)
#define EVNTRTR_USB1 (1 << EVNTRTR_SOURCE_USB1)
#define EVNTRTR_SDMMC (1 << EVNTRTR_SOURCE_SDMMC)
#define EVNTRTR_CAN (1 << EVNTRTR_SOURCE_CAN)
#define EVNTRTR_TIM2 (1 << EVNTRTR_SOURCE_TIM2)
#define EVNTRTR_TIM6 (1 << EVNTRTR_SOURCE_TIM6)
#define EVNTRTR_QEI (1 << EVNTRTR_SOURCE_QEI)
#define EVNTRTR_TIM14 (1 << EVNTRTR_SOURCE_TIM14)
#define EVNTRTR_RESET (1 << EVNTRTR_SOURCE_RESET)
/* Level configuration register */
#define EVNTRTR_HILO(n) (1 << (n))
/* Edge configuration */
#define EVNTRTR_EDGE(n) (1 << (n))
/* Clear event enable register */
#define EVNTRTR_CLREN(n) (1 << (n))
/* Set event enable register */
#define EVNTRTR_SETEN(n) (1 << (n))
/* Event Status register */
#define EVNTRTR_STATUS(n) (1 << (n))
/* Event Enable register */
#define EVNTRTR_ENABLE(n) (1 << (n))
/* Clear event status register */
#define EVNTRTR_CLRSTAT(n) (1 << (n))
/* Set event status register */
#define EVNTRTR_SETSTAT(n) (1 << (n))
/************************************************************************************
* Public Types
************************************************************************************/
/************************************************************************************
* Public Data
************************************************************************************/
/************************************************************************************
* Public Functions
************************************************************************************/
#endif /* __ARCH_ARM_SRC_LPC43XX_CHIP_LPC43_EVNTRTR_H */
|
