1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
|
/************************************************************************************
* arch/arm/src/sama5/sam_periphclks.h
*
* Copyright (C) 2013 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <gnutt@nuttx.org>
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in
* the documentation and/or other materials provided with the
* distribution.
* 3. Neither the name NuttX nor the names of its contributors may be
* used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
************************************************************************************/
#ifndef __ARCH_ARM_SRC_SAMA5_SAMS_PERIPHCLKS_H
#define __ARCH_ARM_SRC_SAMA5_SAMS_PERIPHCLKS_H
/************************************************************************************
* Included Files
************************************************************************************/
#include <nuttx/config.h>
#include <stdint.h>
#include <arch/irq.h>
#include "chip/sam_pmc.h"
/************************************************************************************
* Pre-processor Definitions
************************************************************************************/
/* Helper macros */
#define sam_enableperiph0(s) putreg32((1 << (s)), SAM_PMC_PCER0)
#define sam_enableperiph1(s) putreg32((1 << ((s) - 32)), SAM_PMC_PCER1)
#define sam_disableperiph0(s) putreg32((1 << (s)), SAM_PMC_PCDR0)
#define sam_disableperiph1(s) putreg32((1 << ((s) - 32)), SAM_PMC_PCDR1)
#define sam_isenabled0(s) (getreg32(SAM_PMC_PCER0) & (1 << (s)) != 0)
#define sam_isenabled1(s) (getreg32(SAM_PMC_PCER1) & (1 << ((s) - 32)) != 0)
#define sam_dbgu_enableclk() sam_enableperiph0(SAM_PID_DBGU)
#define sam_pit_enableclk() sam_enableperiph0(SAM_PID_PIT)
#define sam_wdt_enableclk() sam_enableperiph0(SAM_PID_WDT)
#define sam_hsmc_enableclk() sam_enableperiph0(SAM_PID_HSMC)
#define sam_pioa_enableclk() sam_enableperiph0(SAM_PID_PIOA)
#define sam_piob_enableclk() sam_enableperiph0(SAM_PID_PIOB)
#define sam_pioc_enableclk() sam_enableperiph0(SAM_PID_PIOC)
#define sam_piod_enableclk() sam_enableperiph0(SAM_PID_PIOD)
#define sam_pioe_enableclk() sam_enableperiph0(SAM_PID_PIOE)
#define sam_smd_enableclk() sam_enableperiph0(SAM_PID_SMD)
#define sam_usart0_enableclk() sam_enableperiph0(SAM_PID_USART0)
#define sam_usart1_enableclk() sam_enableperiph0(SAM_PID_USART1)
#define sam_usart2_enableclk() sam_enableperiph0(SAM_PID_USART2)
#define sam_usart3_enableclk() sam_enableperiph0(SAM_PID_USART3)
#define sam_uart0_enableclk() sam_enableperiph0(SAM_PID_UART0)
#define sam_uart1_enableclk() sam_enableperiph0(SAM_PID_UART1)
#define sam_twi0_enableclk() sam_enableperiph0(SAM_PID_TWI0)
#define sam_twi1_enableclk() sam_enableperiph0(SAM_PID_TWI1)
#define sam_twi2_enableclk() sam_enableperiph0(SAM_PID_TWI2)
#define sam_hsmci0_enableclk() sam_enableperiph0(SAM_PID_HSMCI0)
#define sam_hsmci1_enableclk() sam_enableperiph0(SAM_PID_HSMCI1)
#define sam_hsmci2_enableclk() sam_enableperiph0(SAM_PID_HSMCI2)
#define sam_spi0_enableclk() sam_enableperiph0(SAM_PID_SPI0)
#define sam_spi1_enableclk() sam_enableperiph0(SAM_PID_SPI1)
#define sam_tc0_enableclk() sam_enableperiph0(SAM_PID_TC0)
#define sam_tc1_enableclk() sam_enableperiph0(SAM_PID_TC1)
#define sam_pwm_enableclk() sam_enableperiph0(SAM_PID_PWM)
#define sam_adc_enableclk() sam_enableperiph0(SAM_PID_ADC)
#define sam_dmac0_enableclk() sam_enableperiph0(SAM_PID_DMAC0)
#define sam_dmac1_enableclk() sam_enableperiph0(SAM_PID_DMAC1)
#define sam_uhphs_enableclk() sam_enableperiph1(SAM_PID_UHPHS)
#define sam_udphs_enableclk() sam_enableperiph1(SAM_PID_UDPHS)
#define sam_gmac_enableclk() sam_enableperiph1(SAM_PID_GMAC)
#define sam_emac_enableclk() sam_enableperiph1(SAM_PID_EMAC)
#define sam_lcdc_enableclk() sam_enableperiph1(SAM_PID_LCDC)
#define sam_isi_enableclk() sam_enableperiph1(SAM_PID_ISI)
#define sam_ssc0_enableclk() sam_enableperiph1(SAM_PID_SSC0)
#define sam_ssc1_enableclk() sam_enableperiph1(SAM_PID_SSC1)
#define sam_can0_enableclk() sam_enableperiph1(SAM_PID_CAN0)
#define sam_can1_enableclk() sam_enableperiph1(SAM_PID_CAN1)
#define sam_sha_enableclk() sam_enableperiph1(SAM_PID_SHA)
#define sam_aes_enableclk() sam_enableperiph1(SAM_PID_AES)
#define sam_tdes_enableclk() sam_enableperiph1(SAM_PID_TDES)
#define sam_trng_enableclk() sam_enableperiph1(SAM_PID_TRNG)
#define sam_arm_enableclk() sam_enableperiph1(SAM_PID_ARM)
#define sam_aic_enableclk() sam_enableperiph1(SAM_PID_AIC)
#define sam_fuse_enableclk() sam_enableperiph1(SAM_PID_FUSE)
#define sam_mpddrc_enableclk() sam_enableperiph1(SAM_PID_MPDDRC)
#define sam_dbgu_disableclk() sam_disableperiph0(SAM_PID_DBGU)
#define sam_pit_disableclk() sam_disableperiph0(SAM_PID_PIT)
#define sam_wdt_disableclk() sam_disableperiph0(SAM_PID_WDT)
#define sam_hsmc_disableclk() sam_disableperiph0(SAM_PID_HSMC)
#define sam_pioa_disableclk() sam_disableperiph0(SAM_PID_PIOA)
#define sam_piob_disableclk() sam_disableperiph0(SAM_PID_PIOB)
#define sam_pioc_disableclk() sam_disableperiph0(SAM_PID_PIOC)
#define sam_piod_disableclk() sam_disableperiph0(SAM_PID_PIOD)
#define sam_pioe_disableclk() sam_disableperiph0(SAM_PID_PIOE)
#define sam_smd_disableclk() sam_disableperiph0(SAM_PID_SMD)
#define sam_usart0_disableclk() sam_disableperiph0(SAM_PID_USART0)
#define sam_usart1_disableclk() sam_disableperiph0(SAM_PID_USART1)
#define sam_usart2_disableclk() sam_disableperiph0(SAM_PID_USART2)
#define sam_usart3_disableclk() sam_disableperiph0(SAM_PID_USART3)
#define sam_uart0_disableclk() sam_disableperiph0(SAM_PID_UART0)
#define sam_uart1_disableclk() sam_disableperiph0(SAM_PID_UART1)
#define sam_twi0_disableclk() sam_disableperiph0(SAM_PID_TWI0)
#define sam_twi1_disableclk() sam_disableperiph0(SAM_PID_TWI1)
#define sam_twi2_disableclk() sam_disableperiph0(SAM_PID_TWI2)
#define sam_hsmci0_disableclk() sam_disableperiph0(SAM_PID_HSMCI0)
#define sam_hsmci1_disableclk() sam_disableperiph0(SAM_PID_HSMCI1)
#define sam_hsmci2_disableclk() sam_disableperiph0(SAM_PID_HSMCI2)
#define sam_spi0_disableclk() sam_disableperiph0(SAM_PID_SPI0)
#define sam_spi1_disableclk() sam_disableperiph0(SAM_PID_SPI1)
#define sam_tc0_disableclk() sam_disableperiph0(SAM_PID_TC0)
#define sam_tc1_disableclk() sam_disableperiph0(SAM_PID_TC1)
#define sam_pwm_disableclk() sam_disableperiph0(SAM_PID_PWM)
#define sam_adc_disableclk() sam_disableperiph0(SAM_PID_ADC)
#define sam_dmac0_disableclk() sam_disableperiph0(SAM_PID_DMAC0)
#define sam_dmac1_disableclk() sam_disableperiph0(SAM_PID_DMAC1)
#define sam_uhphs_disableclk() sam_disableperiph1(SAM_PID_UHPHS)
#define sam_udphs_disableclk() sam_disableperiph1(SAM_PID_UDPHS)
#define sam_gmac_disableclk() sam_disableperiph1(SAM_PID_GMAC)
#define sam_emac_disableclk() sam_disableperiph1(SAM_PID_EMAC)
#define sam_lcdc_disableclk() sam_disableperiph1(SAM_PID_LCDC)
#define sam_isi_disableclk() sam_disableperiph1(SAM_PID_ISI)
#define sam_ssc0_disableclk() sam_disableperiph1(SAM_PID_SSC0)
#define sam_ssc1_disableclk() sam_disableperiph1(SAM_PID_SSC1)
#define sam_can0_disableclk() sam_disableperiph1(SAM_PID_CAN0)
#define sam_can1_disableclk() sam_disableperiph1(SAM_PID_CAN1)
#define sam_sha_disableclk() sam_disableperiph1(SAM_PID_SHA)
#define sam_aes_disableclk() sam_disableperiph1(SAM_PID_AES)
#define sam_tdes_disableclk() sam_disableperiph1(SAM_PID_TDES)
#define sam_trng_disableclk() sam_disableperiph1(SAM_PID_TRNG)
#define sam_arm_disableclk() sam_disableperiph1(SAM_PID_ARM)
#define sam_aic_disableclk() sam_disableperiph1(SAM_PID_AIC)
#define sam_fuse_disableclk() sam_disableperiph1(SAM_PID_FUSE)
#define sam_mpddrc_disableclk() sam_disableperiph1(SAM_PID_MPDDRC)
#define sam_dbgu_isenabled() sam_isenabled0(SAM_PID_DBGU)
#define sam_pit_isenabled() sam_isenabled0(SAM_PID_PIT)
#define sam_wdt_isenabled() sam_isenabled0(SAM_PID_WDT)
#define sam_hsmc_isenabled() sam_isenabled0(SAM_PID_HSMC)
#define sam_pioa_isenabled() sam_isenabled0(SAM_PID_PIOA)
#define sam_piob_isenabled() sam_isenabled0(SAM_PID_PIOB)
#define sam_pioc_isenabled() sam_isenabled0(SAM_PID_PIOC)
#define sam_piod_isenabled() sam_isenabled0(SAM_PID_PIOD)
#define sam_pioe_isenabled() sam_isenabled0(SAM_PID_PIOE)
#define sam_smd_isenabled() sam_isenabled0(SAM_PID_SMD)
#define sam_usart0_isenabled() sam_isenabled0(SAM_PID_USART0)
#define sam_usart1_isenabled() sam_isenabled0(SAM_PID_USART1)
#define sam_usart2_isenabled() sam_isenabled0(SAM_PID_USART2)
#define sam_usart3_isenabled() sam_isenabled0(SAM_PID_USART3)
#define sam_uart0_isenabled() sam_isenabled0(SAM_PID_UART0)
#define sam_uart1_isenabled() sam_isenabled0(SAM_PID_UART1)
#define sam_twi0_isenabled() sam_isenabled0(SAM_PID_TWI0)
#define sam_twi1_isenabled() sam_isenabled0(SAM_PID_TWI1)
#define sam_twi2_isenabled() sam_isenabled0(SAM_PID_TWI2)
#define sam_hsmci0_isenabled() sam_isenabled0(SAM_PID_HSMCI0)
#define sam_hsmci1_isenabled() sam_isenabled0(SAM_PID_HSMCI1)
#define sam_hsmci2_isenabled() sam_isenabled0(SAM_PID_HSMCI2)
#define sam_spi0_isenabled() sam_isenabled0(SAM_PID_SPI0)
#define sam_spi1_isenabled() sam_isenabled0(SAM_PID_SPI1)
#define sam_tc0_isenabled() sam_isenabled0(SAM_PID_TC0)
#define sam_tc1_isenabled() sam_isenabled0(SAM_PID_TC1)
#define sam_pwm_isenabled() sam_isenabled0(SAM_PID_PWM)
#define sam_adc_isenabled() sam_isenabled0(SAM_PID_ADC)
#define sam_dmac0_isenabled() sam_isenabled0(SAM_PID_DMAC0)
#define sam_dmac1_isenabled() sam_isenabled0(SAM_PID_DMAC1)
#define sam_uhphs_isenabled() sam_isenabled1(SAM_PID_UHPHS)
#define sam_udphs_isenabled() sam_isenabled1(SAM_PID_UDPHS)
#define sam_gmac_isenabled() sam_isenabled1(SAM_PID_GMAC)
#define sam_emac_isenabled() sam_isenabled1(SAM_PID_EMAC)
#define sam_lcdc_isenabled() sam_isenabled1(SAM_PID_LCDC)
#define sam_isi_isenabled() sam_isenabled1(SAM_PID_ISI)
#define sam_ssc0_isenabled() sam_isenabled1(SAM_PID_SSC0)
#define sam_ssc1_isenabled() sam_isenabled1(SAM_PID_SSC1)
#define sam_can0_isenabled() sam_isenabled1(SAM_PID_CAN0)
#define sam_can1_isenabled() sam_isenabled1(SAM_PID_CAN1)
#define sam_sha_isenabled() sam_isenabled1(SAM_PID_SHA)
#define sam_aes_isenabled() sam_isenabled1(SAM_PID_AES)
#define sam_tdes_isenabled() sam_isenabled1(SAM_PID_TDES)
#define sam_trng_isenabled() sam_isenabled1(SAM_PID_TRNG)
#define sam_arm_isenabled() sam_isenabled1(SAM_PID_ARM)
#define sam_aic_isenabled() sam_isenabled1(SAM_PID_AIC)
#define sam_fuse_isenabled() sam_isenabled1(SAM_PID_FUSE)
#define sam_mpddrc_isenabled() sam_isenabled1(SAM_PID_MPDDRC)
/************************************************************************************
* Public Types
************************************************************************************/
/************************************************************************************
* Inline Functions
************************************************************************************/
#ifndef __ASSEMBLY__
/************************************************************************************
* Public Data
************************************************************************************/
#undef EXTERN
#if defined(__cplusplus)
#define EXTERN extern "C"
extern "C"
{
#else
#define EXTERN extern
#endif
/************************************************************************************
* Public Function Prototypes
************************************************************************************/
#undef EXTERN
#if defined(__cplusplus)
}
#endif
#endif /* __ASSEMBLY__ */
#endif /* __ARCH_ARM_SRC_SAMA5_SAMS_PERIPHCLKS_H */
|
