1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
|
/****************************************************************************
* arch/z80/src/ez80/ez80_i2c.c
*
* Copyright(C) 2009 Gregory Nutt. All rights reserved.
* Author: Gregory Nutt <spudmonkey@racsa.co.cr>
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in
* the documentation and/or other materials provided with the
* distribution.
* 3. Neither the name NuttX nor the names of its contributors may be
* used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES(INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
****************************************************************************/
/****************************************************************************
* Included Files
****************************************************************************/
#include <nuttx/config.h>
#include <sys/types.h>
#include <stdlib.h>
#include <semaphore.h>
#include <errno.h>
#include <assert.h>
#include <debug.h>
#include <nuttx/i2c.h>
#include <arch/io.h>
#include <arch/board/board.h>
#include "ez80f91.h"
#include "ez80f91_i2c.h"
/****************************************************************************
* Pre-processor Definitions
****************************************************************************/
/****************************************************************************
* Private Types
****************************************************************************/
struct ez80_i2cdev_s
{
const struct i2c_ops_s *ops; /* I2C vtable */
uint16 ccr; /* Clock control register value */
uint16 addr; /* 7- or 10-bit address */
ubyte addr10 : 1; /* 1=Address is 10-bit */
};
/****************************************************************************
* Private Function Prototypes
****************************************************************************/
/* Misc. Helpers */
static void i2c_setccr(uint16 ccr);
static uint16 i2c_getccr(uint32 frequency);
static ubyte i2c_waitiflg(void);
static void i2c_clriflg(void);
static void i2c_start(void);
static void i2c_stop(void);
static int i2c_sendaddr(struct ez80_i2cdev_s *priv, ubyte readbit);
/* I2C methods */
static uint32 i2c_setfrequency(FAR struct i2c_dev_s *dev, uint32 frequency);
static int i2c_setaddress(FAR struct i2c_dev_s *dev, int addr, int nbits);
static int i2c_write(FAR struct i2c_dev_s *dev, const ubyte *buffer, int buflen);
static int i2c_read(FAR struct i2c_dev_s *dev, ubyte *buffer, int buflen);
/****************************************************************************
* Public Function Prototypes
****************************************************************************/
/* This function is normally prototyped int the ZiLOG header file sio.h */
extern uint32 get_freq(void);
/****************************************************************************
* Private Data
****************************************************************************/
static ubyte g_currccr; /* Current setting of I2C CCR register */
static boolean g_initialized; /* TRUE:I2C has been initialized */
static sem_t g_i2csem; /* Serialize I2C transfers */
const struct i2c_ops_s g_ops =
{
i2c_setfrequency,
i2c_setaddress,
i2c_write,
i2c_read,
};
/****************************************************************************
* Private Functions
****************************************************************************/
/****************************************************************************
* Name: i2c_semtake/i2c_semgive
*
* Description:
* Take/Give the I2C semaphore.
*
* Input Parameters:
* None
*
* Returned Value:
* None
*
****************************************************************************/
static void i2c_semtake(void)
{
/* Take the I2C semaphore (perhaps waiting) */
while (sem_wait(&g_i2csem) != 0)
{
/* The only case that an error should occr here is if
* the wait was awakened by a signal.
*/
ASSERT(errno == EINTR);
}
}
#define i2c_semgive() sem_post(&g_i2csem)
/****************************************************************************
* Name: i2c_setccr
*
* Description:
* Set the current BRG value for this transaction
*
* Input Parameters:
* ccr - BRG to set
*
* Returned Value:
* None
*
****************************************************************************/
static void i2c_setccr(uint16 ccr)
{
if (g_currccr != ccr)
{
outp(EZ80_I2C_CCR, ccr);
g_currccr = ccr;
}
}
/****************************************************************************
* Name: i2c_getccr
*
* Description:
* Calculate the BRG value
*
* Input Parameters:
* fscl - The I2C frequency requested
*
* Returned Value:
* Returns the actual frequency selected
*
****************************************************************************/
static uint16 i2c_getccr(uint32 fscl)
{
uint32 fsamp;
uint32 ftmp;
ubyte n;
ubyte m;
/* The sampling frequency is given by:
*
* fsamp = sysclock / 2**N
*
* And the I2C clock is determined by:
*
* fscl = sysclock / 10 / (M + 1) / 2**N
* = fsamp / 10 / (M + 1)
*
* The fsmp must be >= 10 * fscl. The best solution is the smallest value of
* N so that the sampling rate is the highest subject to:
*
* The minimum value of the fsamp is given by:
*/
fsamp = 10 * fscl;
/* Now, serarch for the smallest value of N that results in the actual
* fsamp >= the ideal fsamp. Fortunately, we only have to check at most
* eight values.
*/
if (fsamp >= EZ80_SYS_CLK_FREQ)
{
ftmp = EZ80_SYS_CLK_FREQ / 10;
n = 0;
}
else if (fsamp >= (EZ80_SYS_CLK_FREQ >> 1))
{
ftmp = (EZ80_SYS_CLK_FREQ >> 1) / 10;
n = 1;
}
else if (fsamp >= (EZ80_SYS_CLK_FREQ >> 2))
{
ftmp = (EZ80_SYS_CLK_FREQ >> 2) / 10;
n = 2;
}
else if (fsamp >= (EZ80_SYS_CLK_FREQ >> 3))
{
ftmp = (EZ80_SYS_CLK_FREQ >> 3) / 10;
n = 3;
}
else if (fsamp >= (EZ80_SYS_CLK_FREQ >> 4))
{
ftmp = (EZ80_SYS_CLK_FREQ >> 4) / 10;
n = 4;
}
else if (fsamp >= (EZ80_SYS_CLK_FREQ >> 5))
{
ftmp = (EZ80_SYS_CLK_FREQ >> 5) / 10;
n = 5;
}
else if (fsamp >= (EZ80_SYS_CLK_FREQ >> 6))
{
ftmp = (EZ80_SYS_CLK_FREQ >> 6) / 10;
n = 6;
}
else if (fsamp >= (EZ80_SYS_CLK_FREQ >> 7))
{
ftmp = (EZ80_SYS_CLK_FREQ >> 7) / 10;
n = 7;
}
else
{
ftmp = (EZ80_SYS_CLK_FREQ >> 7) / 10;
fscl = ftmp;
n = 7;
}
/* Finally, get M:
*
* M = (fsamp / 10) / fscl - 1 = ftmp / fscl - 1
*/
m = ftmp / fscl;
if (m > 0)
{
if (--m > 15)
{
m = 15;
}
}
/* Return the value for CCR */
return (n << I2C_CCR_NSHIFT) | (m << I2C_CCR_MSHIFT);
}
/****************************************************************************
* Name: i2c_waitiflg
*
* Description:
* In polled mode, we have to spin until the IFLG bit in the xxx register
* goes to 1, signalling that the last send or receive is complete. This
* could be used to generate an interrupt for a non-polled driver.
*
* Input Parameters:
* priv - Device-specific state data
* readbit - 0 or I2C_READBIT
*
* Returned Value:
* The contents of the I2C_SR register at the time that IFLG became 1.
*
****************************************************************************/
static ubyte i2c_waitiflg(void)
{
while ((inp(EZ80_I2C_CTL) & I2C_CTL_IFLG) != 0);
return inp(EZ80_I2C_SR);
}
/****************************************************************************
* Name: i2c_clriflg
*
* Description:
* Clear the IFLAG bit in the I2C_CTL register, acknowledging the event.
* If interrupts are enabled, this would clear the interrupt status.
*
* Input Parameters:
* None
*
* Returned Value:
* None
*
****************************************************************************/
static void i2c_clriflg(void)
{
ubyte regval = inp(EZ80_I2C_CTL);
regval &= ~I2C_CTL_IFLG;
outp(EZ80_I2C_CTL, regval);
}
/****************************************************************************
* Name: i2c_start
*
* Description:
* Send the START bit. IFLAG must be zero; it will go to 1 when it is
* time to send the address.
*
* Input Parameters:
* None
*
* Returned Value:
* None
*
****************************************************************************/
static void i2c_start(void)
{
ubyte regval = inp(EZ80_I2C_CTL);
regval |= I2C_CTL_STA;
outp(EZ80_I2C_CTL, regval);
}
/****************************************************************************
* Name: i2c_stop
*
* Description:
* Send the STOP bit. This terminates the I2C transfer and reverts back
* to IDLE mode.
*
* Input Parameters:
* None
*
* Returned Value:
* None
*
****************************************************************************/
static void i2c_stop(void)
{
ubyte regval = inp(EZ80_I2C_CTL);
regval |= I2C_CTL_STP;
outp(EZ80_I2C_CTL, regval);
}
/****************************************************************************
* Name: i2c_sendaddr
*
* Description:
* Send the 8- or 11-bit address for either a read or a write transaction.
*
* Input Parameters:
* priv - Device-specific state data
* readbit - 0 or I2C_READBIT
*
* Returned Value:
* 0: Success, IFLG is set and DATA can be sent or received.
* Or <0: Negated error value. IFLG is cleared.
*
* -EIO: Irrecoverable (or unexpected) error occured
* -EAGAIN: And
*
****************************************************************************/
static int i2c_sendaddr(struct ez80_i2cdev_s *priv, ubyte readbit)
{
ubyte sr;
int ret = OK;
/* Wait for the IFLG bit to transition to 1. At this point, we should
* have status == 8 meaning that the start bit was sent successfully.
*/
sr = i2c_waitiflg();
#ifdef CONFIG_DEBUG
if (sr != I2C_SR_MSTART)
{
/* This error should never occur */
dbg("Bad START status: %02x\n", sr);
i2c_clriflg();
return -EIO;
}
#endif
/* Now send the address */
if (!priv->addr10)
{
/* Load the I2C_DR with the 8-bit I2C slave address and clear the
* IFLG. Clearing the IFLAG will cause the address to be transferred.
*/
outp(EZ80_I2C_DR, (ubyte)I2C_ADDR8(priv->addr) | readbit);
i2c_clriflg();
/* And wait for the address transfer to complete */
sr = i2c_waitiflg();
if (sr != I2C_SR_MADDRWRACK && sr != I2C_SR_MADDRWR)
{
dbg("Bad ADDR8 status: %02x\n", sr);
goto failure;
}
}
else
{
/* Load the I2C_DR with upper part of the 10->16-bit I2C slave address
* and clear the IFLG. Clearing the IFLAG will cause the address to
* be transferred.
*/
outp(EZ80_I2C_DR, (ubyte)I2C_ADDR10H(priv->addr) | readbit);
i2c_clriflg();
/* And wait for the address transfer to complete */
sr = i2c_waitiflg();
if (sr != I2C_SR_MADDRWRACK && sr != I2C_SR_MADDRWR)
{
dbg("Bad ADDR10H status: %02x\n", sr);
goto failure;
}
/* Now send the lower 8 bits of the 10-bit address */
outp(EZ80_I2C_DR, (ubyte)I2C_ADDR10L(priv->addr));
i2c_clriflg();
/* And wait for the address transfer to complete */
sr = i2c_waitiflg();
if (sr != I2C_SR_MADDR2WRACK && sr != I2C_SR_MADDR2WR)
{
dbg("Bad ADDR10L status: %02x\n", sr);
goto failure;
}
}
return OK;
/* We don't attempt any fancy status-based error recovery */
failure:
#ifdef CONFIG_DEBUG
switch (sr)
{
case I2C_SR_ARBLOST1: /* Arbitration lost in address or data byte */
case I2C_SR_ARBLOST2: /* Arbitration lost in address as master, slave address and Write bit received, ACK transmitted */
case I2C_SR_ARBLOST3: /* Arbitration lost in address as master, General Call address received, ACK transmitted */
case I2C_SR_ARBLOST4: /* Arbitration lost in address as master, slave address and Read bit received, ACK transmitted */
dbg("Arbitration lost: %02x\n", sr);
i2c_clriflg();
return -EAGAIN;
default:
dbg("Unexpected status: %02x\n", sr);
i2c_clriflg();
return -EIO;
}
#else
i2c_clriflg();
return -EAGAIN;
#endif
}
/****************************************************************************
* Name: i2c_setfrequency
*
* Description:
* Set the I2C frequency. This frequency will be retained in the struct
* i2c_dev_s instance and will be used with all transfers. Required.
*
* Input Parameters:
* dev - Device-specific state data
* frequency - The I2C frequency requested
*
* Returned Value:
* Returns the actual frequency selected
*
****************************************************************************/
static uint32 i2c_setfrequency(FAR struct i2c_dev_s *dev, uint32 frequency)
{
FAR struct ez80_i2cdev_s *priv = (FAR struct ez80_i2cdev_s *)dev;
/* Sanity Check */
#ifdef CONFIG_DEBUG
if (!dev)
{
dbg("Invalid inputs\n");
return -EINVAL;
}
#endif
/* Calculate and save the BRG (we won't apply it until the first transfer) */
priv->ccr = i2c_getccr(frequency);
return OK;
}
/****************************************************************************
* Name: i2c_setaddress
*
* Description:
* Set the I2C slave address. This frequency will be retained in the struct
* i2c_dev_s instance and will be used with all transfers. Required.
*
* Input Parameters:
* dev - Device-specific state data
* address - The I2C slave address
* nbits - The number of address bits provided (7 or 10)
*
* Returned Value:
* Returns the actual frequency selected
*
****************************************************************************/
static int i2c_setaddress(FAR struct i2c_dev_s *dev, int addr, int nbits)
{
FAR struct ez80_i2cdev_s *priv = (FAR struct ez80_i2cdev_s *)dev;
/* Sanity Check */
#ifdef CONFIG_DEBUG
if (!dev || (unsigned)addr > 0x7f || (nbits != 7 && nbits != 10))
{
dbg("Invalid inputs\n");
return -EINVAL;
}
#endif
/* Save the 7- or 10-bit address */
priv->addr = addr;
priv->addr10 = (nbits == 10);
return OK;
}
/****************************************************************************
* Name: i2c_write
*
* Description:
* Send a block of data on I2C using the previously selected I2C
* frequency and slave address. Each write operational will be an 'atomic'
* operation in the sense that any other I2C actions will be serialized
* and pend until this write completes. Required.
*
* Input Parameters:
* dev - Device-specific state data
* buffer - A pointer to the read-only buffer of data to be written to device
* buflen - The number of bytes to send from the buffer
*
* Returned Value:
* 0: success, <0: A negated errno
*
****************************************************************************/
static int i2c_write(FAR struct i2c_dev_s *dev, const ubyte *buffer, int buflen)
{
FAR struct ez80_i2cdev_s *priv = (FAR struct ez80_i2cdev_s *)dev;
const ubyte *ptr;
ubyte sr;
int retry;
int count;
int ret;
#ifdef CONFIG_DEBUG
if (!priv || !buffer || buflen < 1)
{
dbg("Invalid inputs\n");
return -EINVAL;
}
#endif
/* Get exclusive access */
i2c_semtake();
/* Set the frequency */
i2c_setccr(priv->ccr);
/* Retry as necessary to send this whole message */
for (retry = 0; retry < 100; retry++)
{
/* Enter MASTER TRANSMIT mode by setting the STA bit in the I2C_CTL
* register to 1. The I2C then tests the I2C bus and transmits a START
* condition when the bus is free.
*/
i2c_start();
/* When a START condition is transmitted, the IFLG bit is 1. Then we may
* send the I2C slave address.
*/
ret = i2c_sendaddr(priv, 0);
if (ret < 0)
{
if (ret == -EAGAIN)
{
continue;
}
else
{
goto failure;
}
}
/* Then send all of the bytes in the buffer */
ptr = buffer;
for (count = buflen; count; count--)
{
/* Load the I2C_DR with next data byte and clear the IFLG. Clearing
* the IFLAG will cause the data to be transferred.
*/
outp(EZ80_I2C_DR, *ptr++);
i2c_clriflg();
/* And wait for the data transfer to complete */
sr = i2c_waitiflg();
if (sr != I2C_SR_MDATAWRACK && sr != I2C_SR_MDATAWR)
{
dbg("Bad DATA status: %02x\n", sr);
i2c_clriflg();
if (sr == I2C_SR_ARBLOST1)
{
/* Arbitration lost, break out of the inner loop and
* try sending the message again
*/
break;
}
/* Otherwise, it is fatal (shouldn't happen) */
ret = -EIO;
goto failure;
}
/* Data byte was sent successfully. Was that the last byte? */
else if (count <= 1)
{
/* When all bytes are transmitted, the microcontroller must
* write a 1 to the STP bit in the I2C_CTL register. The
* I2C then transmits a STOP condition, clears the STP bit
* and returns to an idle state.
*/
i2c_stop();
ret = OK;
goto success;
}
}
}
/* If we get here, we timed out without successfully sending the message */
ret = -ETIMEDOUT;
success:
failure:
i2c_semgive();
return ret;
}
/****************************************************************************
* Name: i2c_read
*
* Description:
* Receive a block of data from I2C using the previously selected I2C
* frequency and slave address. Each read operational will be an 'atomic'
* operation in the sense that any other I2C actions will be serialized
* and pend until this read completes. Required.
*
* Input Parameters:
* dev - Device-specific state data
* buffer - A pointer to a buffer of data to receive the data from the device
* buflen - The requested number of bytes to be read
*
* Returned Value:
* 0: success, <0: A negated errno
*
****************************************************************************/
static int i2c_read(FAR struct i2c_dev_s *dev, ubyte *buffer, int buflen)
{
FAR struct ez80_i2cdev_s *priv = (FAR struct ez80_i2cdev_s *)dev;
ubyte *ptr;
ubyte regval;
int retry;
int count;
int ret;
#ifdef CONFIG_DEBUG
if (!priv || !buffer || buflen < 1)
{
dbg("Invalid inputs\n");
return -EINVAL;
}
#endif
/* Get exclusive access */
i2c_semtake();
/* Set the frequency */
i2c_setccr(priv->ccr);
/* Retry as necessary to receive the whole message */
for (retry = 0; retry < 100; retry++)
{
/* Enter MASTER TRANSMIT mode by setting the STA bit in the I2C_CTL
* register to 1. The I2C then tests the I2C bus and transmits a START
* condition when the bus is free.
*/
i2c_start();
/* When a START condition is transmitted, the IFLG bit is 1. Then we may
* send the I2C slave address.
*/
ret = i2c_sendaddr(priv, 0);
if (ret < 0)
{
if (ret == -EAGAIN)
{
continue;
}
else
{
goto failure;
}
}
/* Now loop to receive each data byte */
ptr = buffer;
for (count = buflen; count; count--)
{
/* Is this the last byte? If so, we must NACK it */
regval = inp(EZ80_I2C_CTL);
if (count <= 1)
{
/* If the AAK bit is cleared to 0 during a transfer, the I2C
* transmits a NACK bit after the next byte is received.
*/
regval &= ~I2C_CTL_AAK;
}
else
{
/* If the AAK bit in the I2C_CTL register is set to 1 then an
* ACK bit is transmitted and the IFLG bit is set after each
* byte is received.
*/
regval |= I2C_CTL_AAK;
}
outp(EZ80_I2C_CTL, regval);
/* Wait for IFLG to be set meaning that incoming data is
* available in the I2C_DR registers.
*/
regval = i2c_waitiflg();
/* Data byte received in MASTER mode, ACK transmitted */
if (regval == I2C_SR_MDATARDACK)
{
/* Since we just ACKed the incoming byte, it must NOT be the last */
DEBUGASSERT(count > 1);
/* Receive the data and clear the IFLGS */
*ptr++ = inp(EZ80_I2C_DR);
i2c_clriflg();
}
/* Data byte received in MASTER mode, NACK transmitted */
else if (regval == I2C_SR_MDATARDNAK)
{
/* Since we just NACKed the incoming byte, it must be the last */
DEBUGASSERT(count <= 1);
/* When all bytes are received and the NACK has been sent, then the
* microcontroller must write 1 to the STP bit in the I2C_CTL
* register. The I2C then transmits a STOP condition, clears
* the STP bit and returns to an idle state.
*/
i2c_stop();
i2c_clriflg();
ret = OK;
goto success;
}
/* Arbitration lost in address or data byte */
else if (regval == I2C_SR_ARBLOST1)
{
/* Clear the IFLG and break out of the inner loop.
* this will cause the whole transfer to start over
*/
dbg("Arbitration lost: %02x\n", regval);
i2c_clriflg();
break;
}
/* Unexpected status response */
else
{
dbg("Unexpected status: %02x\n", regval);
i2c_clriflg();
ret = -EIO;
goto failure;
}
}
}
ret = -ETIMEDOUT;
success:
failure:
i2c_semgive();
return ret;
}
/****************************************************************************
* Public Functions
****************************************************************************/
/****************************************************************************
* Name: up_i2cinitialize
*
* Description:
* Initialize the selected I2C port. And return a unique instance of struct
* struct i2c_dev_s. This function may be called to obtain multiple
* instances of the interface, each of which may be set up with a
* different frequency and slave address.
*
* Input Parameter:
* Port number (for hardware that has mutiple I2C interfaces)
*
* Returned Value:
* Valid I2C device structre reference on succcess; a NULL on failure
*
****************************************************************************/
FAR struct i2c_dev_s *up_i2cinitialize(int port)
{
FAR struct ez80_i2cdev_s *i2c;
uint16 ccr;
ubyte regval;
if (!g_initialized)
{
/* Set up some initial BRG value */
ccr = i2c_getccr(100*1000);
i2c_setccr(ccr);
/* No GPIO setup is required -- I2C pints, SCL/SDA are not multiplexed */
/* This semaphore enforces serialized access for I2C transfers */
sem_init(&g_i2csem, 0, 1);
/* Enable I2C -- but not interrupts */
regval = inp(EZ80_I2C_CTL);
regval |= I2C_CTL_ENAB;
outp(EZ80_I2C_CTL, regval);
}
/* Now, allocate an I2C instance for this caller */
i2c = (FAR struct ez80_i2cdev_s *)malloc(sizeof(FAR struct ez80_i2cdev_s));
if (i2c)
{
/* Initialize the allocated instance */
i2c->ops = &g_ops;
i2c->ccr = g_currccr;
}
return (FAR struct i2c_dev_s *)i2c;
}
|