summaryrefslogtreecommitdiff
path: root/nuttx/arch/arm/src/stm32/stm32_rcc.h
diff options
context:
space:
mode:
authorpatacongo <patacongo@42af7a65-404d-4744-a932-0658087f49c3>2012-08-10 17:07:02 +0000
committerpatacongo <patacongo@42af7a65-404d-4744-a932-0658087f49c3>2012-08-10 17:07:02 +0000
commit3f0870e66e9b44b1be143f8c047ffbfee378827f (patch)
treec47127cc0888b9730f083c09f4a87bfa7dd69914 /nuttx/arch/arm/src/stm32/stm32_rcc.h
parent1a02b0720c1f6f19ed1c9010456ec96c64e3c67f (diff)
downloadpx4-nuttx-3f0870e66e9b44b1be143f8c047ffbfee378827f.tar.gz
px4-nuttx-3f0870e66e9b44b1be143f8c047ffbfee378827f.tar.bz2
px4-nuttx-3f0870e66e9b44b1be143f8c047ffbfee378827f.zip
Add support for Olimex STM32-P107 board (contributed by Max Holtzberg)
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@5018 42af7a65-404d-4744-a932-0658087f49c3
Diffstat (limited to 'nuttx/arch/arm/src/stm32/stm32_rcc.h')
-rw-r--r--nuttx/arch/arm/src/stm32/stm32_rcc.h33
1 files changed, 33 insertions, 0 deletions
diff --git a/nuttx/arch/arm/src/stm32/stm32_rcc.h b/nuttx/arch/arm/src/stm32/stm32_rcc.h
index c4d43db3a..292eade73 100644
--- a/nuttx/arch/arm/src/stm32/stm32_rcc.h
+++ b/nuttx/arch/arm/src/stm32/stm32_rcc.h
@@ -117,6 +117,39 @@ static inline void stm32_mco1config(uint32_t source, uint32_t div)
#endif
/************************************************************************************
+ * Name: stm32_mcoconfig
+ *
+ * Description:
+ * Selects the clock source to output on MC pin (PA8) for stm32f10xxx.
+ * PA8 should be configured in alternate function mode.
+ *
+ * Input Parameters:
+ * source - One of the definitions for the RCC_CFGR_MCO definitions from
+ * chip/stm32f10xxx_rcc.h {RCC_CFGR_SYSCLK, RCC_CFGR_INTCLK, RCC_CFGR_EXTCLK,
+ * RCC_CFGR_PLLCLKd2, RCC_CFGR_PLL2CLK, RCC_CFGR_PLL3CLKd2, RCC_CFGR_XT1,
+ * RCC_CFGR_PLL3CLK}
+ *
+ * Returned Value:
+ * None
+ *
+ ************************************************************************************/
+
+#if defined(CONFIG_STM32_CONNECTIVITYLINE)
+static inline void stm32_mcoconfig(uint32_t source)
+{
+ uint32_t regval;
+
+ /* Set MCO source */
+
+ regval = getreg32(STM32_RCC_CFGR);
+ regval &= ~(RCC_CFGR_MCO_MASK);
+ regval |= (source & RCC_CFGR_MCO_MASK);
+ putreg32(regval, STM32_RCC_CFGR);
+}
+#endif
+
+
+/************************************************************************************
* Name: stm32_mco2config
*
* Description: